TMS320VC5504 datasheet(69/128 Pages) TI

69 / 128 page

6.5.3

Clock PLL Electrical Data/Timing (Input and Output Clocks)

CLKIN

TMS320VC5504

Fixed-Point Digital Signal Processor

www.ti.com

SPRS609A – JUNE 2009 – REVISED JULY 2009

Table 6-3. Timing Requirements for CLKIN(1)(2)(3) (see Figure 6-7)

CVDD = 1.05 V

CVDD = 1.3 V

NO.

UNIT

MIN

NOM

MAX

MIN

NOM

MAX

88.577,

Cycle time, external

83.333,

tc(CLKIN)

clock driven on

16.67

CLKIN

81.380

Pulse width, CLKIN

tw(CLKINH)

0.466 * tc(CLKIN)

high

Pulse width, CLKIN

tw(CLKINL)

0.466 * tc(CLKIN)

low

Transition time,

tt(CLKIN)

0.34 * tc(CLKIN)

CLKIN

(1)

The CLKIN frequency and PLL multiply factor should be chosen such that the resulting clock frequency is within the specific range for

CPU operating frequency.

(2)

The reference points for the rise and fall transitions are measured at VIL MAX and VIH MIN.

(3)

For more details on the PLL multiplier factors, see the TMS320VC5505 DSP System User's Guide (Literature Number SPRUFP0).

Figure 6-7. CLKIN Timing

Submit Documentation Feedback

Peripheral Information and Electrical Specifications

TMS320VC5504 bảng dữ liệu(PDF) 69 Page - Texas Instruments

TMS320VC5504 bảng dữ liệu(HTML) 69 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL