TMS320VC549 datasheet(30/60 Pages) TI

30 / 60 page

TMS320VC549

FIXEDPOINT DIGITAL SIGNAL PROCESSOR

SPRS078F – SEPTEMBER 1998 – REVISED MAY 2000

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251–1443

ready timing for externally generated wait states

timing requirements for externally generated wait states [H = 0.5 tc(CO)]† (see Figure 10, Figure 11,

Figure 12, and Figure 13)

’549-80

’549-100

’549-120

UNIT

MIN

MAX

MIN

MAX

MIN

MAX

UNIT

tsu(RDY)

Setup time, READY before CLKOUT low

th(RDY)

Hold time, READY after CLKOUT low

tv(RDY)MSTRB

Valid time, READY after MSTRB low‡

4H–10

4H–8

th(RDY)MSTRB

Hold time, READY after MSTRB low‡

tv(RDY)IOSTRB

Valid time, READY after IOSTRB low‡

5H–10

5H–8

th(RDY)IOSTRB

Hold time, READY after IOSTRB low‡

tv(MSCL)

Valid time, MSC low after CLKOUT low

tv(MSCH)

Valid time, MSC high after CLKOUT low

† The hardware wait states can be used only in conjunction with the software wait states to extend the bus cycles. To generate wait states by

READY, at least two software wait states must be programmed. READY is not sampled until the completion of the internal software wait states.

‡ These timings are included for reference only. The critical timings for READY are those referenced to CLKOUT.

TMS320VC549 bảng dữ liệu(PDF) 30 Page - Texas Instruments

TMS320VC549 bảng dữ liệu(HTML) 30 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

bảng dữ liệu tải về

Link URL