TMS320VC549 datasheet(15/60 Pages) TI

15 / 60 page

TMS320VC549

FIXEDPOINT DIGITAL SIGNAL PROCESSOR

SPRS078F – SEPTEMBER 1998 – REVISED MAY 2000

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251–1443

divide-by-two/divide-by-four clock option – PLL disabled

The frequency of the reference clock provided at the X2/CLKIN pin can be divided by a factor of two or four to

generate the internal machine cycle.

When an external clock source is used, the frequency injected must conform to specifications listed in the timing

requirements table.

switching

characteristics

over

recommended

operating

conditions

for

divide-by-two/

divide-by-four clock option – PLL disabled [H = 0.5tc(CO)] (see Figure 2 and Figure 3, and the

recommended operating conditions table)

PARAMETER

’549-80

’549-100

’549-120

UNIT

PARAMETER

MIN

TYP

MAX

MIN

TYP

MAX

MIN

TYP

MAX

UNIT

tc(CO)

Cycle time, CLKOUT

12.5‡

2tc(CI)

†

10‡

2tc(CI)

†

8.33‡

2tc(CI)

†

td(CIH-CO)

Delay time, X2/CLKIN high to

CLKOUT high/low

tf(CO)

Fall time, CLKOUT†

tr(CO)

Rise time, CLKOUT†

tw(COL)

Pulse duration, CLKOUT low†

H–3

H–1

H–2

H–1

H–2

H–1

tw(COH)

Pulse duration, CLKOUT high†

H–3

H–1

H–2

H–1

H–2

H–1

† This device utilizes a fully static design and therefore can operate with tc(CI) approaching ∞. The device is characterized at frequencies

approaching 0 Hz.

‡ It is recommended that the PLL clocking option be used for maximum frequency operation.

TMS320VC549 bảng dữ liệu(PDF) 15 Page - Texas Instruments

TMS320VC549 bảng dữ liệu(HTML) 15 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

bảng dữ liệu tải về

Link URL