TMS320VC549 datasheet(47/60 Pages) TI

47 / 60 page

TMS320VC549

FIXEDPOINT DIGITAL SIGNAL PROCESSOR

SPRS078F – SEPTEMBER 1998 – REVISED MAY 2000

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251–1443

buffered serial port transmit timing of internal frame and internal clock

switching characteristics over recommended operating conditions [H = 0.5tc(CO)] (see Figure 26)

PARAMETER

’549-80

’549-100

’549-120

UNIT

MIN

MAX

tc(SCK)

Cycle time, serial port clock, internal clock

62H

td(BFSX)

Delay time, BFSX after BCLKX rising edge

(see Notes 3 and 4)

td(BDX)

Delay time, BDX valid after BCLKX rising edge

tdis(BDX)

Disable time, BDX after BCLKX rising edge

tdis(BDX)pcm

Disable time, PCM mode, BDX after BCLKX rising edge

ten(BDX)pcm

Enable time, PCM mode, BDX after BCLKX rising edge

th(BDX)

Hold time, BDX valid after BCLKX rising edge

tf(SCK)

Fall time, serial port clock

3.5

tr(SCK)

Rise time, serial port clock

3.5

tw(SCK)

Pulse duration, serial port clock low/high

NOTES:

3. Internal clock with external BFSX and vice versa are also allowable. However, BFSX timings to BCLKX always are defined

depending on the source of BFSX, and BCLKX timings always are dependent upon the source of BCLKX.

4. Timings for BCLKX and BFSX are given with polarity bits (BCLKP and BFSP) set to 0.

8/10/12/16

BDX

BFSX

BCLKX

tc(SCK)

td(BFSX)

tdis(BDX)

tw(SCK)

th(BDX)

td(BDX)

tw(SCK)

tr(SCK)

tf(SCK)

Figure 26. Buffered Serial Port Transmit Timing of Internal Clocks and Internal Frames

TMS320VC549 bảng dữ liệu(PDF) 47 Page - Texas Instruments

TMS320VC549 bảng dữ liệu(HTML) 47 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

bảng dữ liệu tải về

Link URL