công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

TS68HC901 bảng dữ liệu(PDF) 21 Page - STMicroelectronics

tên linh kiện TS68HC901
Giải thích chi tiết về linh kiện  HCMOS MULTI-FUNCTION PERIPHERAL
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

TS68HC901 bảng dữ liệu(HTML) 21 Page - STMicroelectronics

Back Button TS68HC901 Datasheet HTML 17Page - STMicroelectronics TS68HC901 Datasheet HTML 18Page - STMicroelectronics TS68HC901 Datasheet HTML 19Page - STMicroelectronics TS68HC901 Datasheet HTML 20Page - STMicroelectronics TS68HC901 Datasheet HTML 21Page - STMicroelectronics TS68HC901 Datasheet HTML 22Page - STMicroelectronics TS68HC901 Datasheet HTML 23Page - STMicroelectronics TS68HC901 Datasheet HTML 24Page - STMicroelectronics TS68HC901 Datasheet HTML 25Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 42 page
background image
7
TIMER A CONTROL REGISTER
0
TACR
(19h)
0*
0*
0*
TA0
RESET
AC3
AC2
AC1
AC0
TIMER B CONTROL REGISTER
TBCR
(1Bh)
0*
0*
0*
TB0
RESET
BC3
BC2
BC1
BC0
C LEAR ED on R ESET
0*
Unused bits, read as zero.
RESET
TA0/TB0
Timer’s A and B output lines (TA0 and TB0) may be forced low at any time by writing a one
to the reset location in TACR and TBCR, respectively. The output will be held low only during
the write operation ; at the conclusion of the operation the output will be allowed to toggle in
response to a time-out pulse. When resetting TA0 and TB0, the remaining bits in the control
register must be written with their previous value to avoid altering the operation mode.
SET: End of write cycle which clears the bit
CLEARED: MPUwrites a zero
AC3-AC0
BC3-BC0
These bits are decoded to determine the timer operation mode.
AC3
BC3
AC2
BC2
AC1
BC1
AC0
BC0
Operation Mode
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Timer Stopped*
Delay Mode,
÷ 4 Prescaler
Delay Mode,
÷ 10 Prescaler
Delay Mode,
÷ 16 Prescaler
Delay Mode,
÷ 50 Prescaler
Delay Mode,
÷ 64 Prescaler
Delay Mode,
÷ 100 Prescaler
Delay Mode,
÷ 200 Prescaler
Event Count Mode
Pulse Width Mode,
÷ 4 Prescaler
Pulse Width Mode,
÷ 10 Prescaler
Pulse Width Mode,
÷ 16 Prescaler
Pulse Width Mode,
÷ 50 Prescaler
Pulse Width Mode,
÷ 64 Prescaler
Pulse Width Mode,
÷ 100 Prescaler
Pulse Width Mode,
÷ 200 Prescaler
* Regardless of the operation mode, counting is inhibited when the timer is stopped. The
contents of the timer’s main counter is not affected, although any residual count in the
prescaler is lost.
SET: End of write cycle which clears the bit
CLEARED: MPUwrites a zero
Figure 14 :
®
TS68HC901
21/42



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com