ADATE305 datasheet(40/56 Pages) AD

40 / 56 page

ADATE305

Rev. 0 | Page 40 of 56

DETAILS OF REGISTERS

Table 21. PE/PMU Enable (ADDR[4:0] = 0x0C)

Bit

Name

Description

DATA[2]

PMU enable

0 = disable PMU force output and clamps, place PMU in MV mode

1 = enable PMU force output

When set to 0, the PMU state bits are ignored, except for PMU sense path (Data[7])

DATA[1]

Force VT

0 = normal driver operation

1 = force driver to VT

See Table 29 for complete functionality of this bit

DATA[0]

PE disable

0 = enable driver functions

1 = disable driver (low leakage)

See Table 29 for complete functionality of this bit

Table 22. Channel State (ADDR[4:0] = 0x0D)

Bit

Name

Description

DATA[2]

HV mode select

0 = HV driver in low impedance.

1 = enable HV driver.

This bit affects Channel 0 only. Ensure that the Channel 0 bit in SPI write is active.

Channel 1 bit in SPI write is don’t care.

DATA[1]

Load enable

0 = disable load.

1 = enable load.

See Table 29 for complete functionality of this bit.

DATA[0]

Driver high-Z or VT

0 = enable Driver high-Z function.

1 = enable Driver VTERM function.

See Table 29 for complete functionality of this bit.

Table 23. PMU State (ADDR[4:0] = 0x0E)1, 2

Bit

Name

Description

DATA[9:8]

PMU input selection

00 = VDUTGND (calibrated for 0.0 V voltage reference)

01 = 2.5 V + VDUTGND (calibrated for 0.0 A current reference)

1X = PMUDAC

DATA[7]

PMU sense path

0 = internal sense

1 = external sense

DATA[6]

Reserved

DATA[5]

PMU clamp enable

0 = disable clamps

1 = enable clamps

DATA[4]

PMU measure voltage or current

0 = measure voltage mode

1 = measure current mode

DATA[3]

PMU force voltage or current

0 = force voltage mode

1 = force current mode

DATA[2:0]

PMU range

0XX = 2 μA range

100 = 20 μA range

101 = 200 μA range

110 = 2 mA range

111 = 32 mA range

1 Note that when ADDR[4:0] = 0x0C, the PMU enable bit (DATA[2]) = 0, PMU force outputs and clamps are disabled, and the PMU is placed into measure voltage mode.

PMU State DATA[9:8] and DATA[6:0] are ignored, and only the DATA[7] PMU sense path is valid.

2 X = don’t care.

ADATE305 bảng dữ liệu(PDF) 40 Page - Analog Devices

ADATE305 bảng dữ liệu(HTML) 40 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

bảng dữ liệu tải về

Link URL