| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
TEA2028 bảng dữ liệu(PDF) 27 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
TEA2028 bảng dữ liệu(HTML) 27 Page - STMicroelectronics |
|
27 / 47 page ![]() Frame Sync. Separator 3 5 24 x1 50/60Hz Output Frame Sawtooth Frame Yoke V → I IY Power Amplifier R5 C5 +E Frame Sawtooth Generator I60 50/60Hz Reset & ≥ 1 Frame Logic Free Reset H/2 Reference Block Composite Sync. IY Top of Picture Bottom of Picture t Figure 51 : Block Diagram of the Vertical Deflection Stage V.6.1 - Frame sync extraction The main duty of this stage is to extract the frame sync pulses contained in composite sync signal. IC ID + IC C VC Frame Sync. =2 µA =9 µA C = 35pF IC I C I D + 2.8V Composite Sync. 5.6V 2.8V Figure 52 : Sync. Extractor Block Diagram Two current generators are used to charge and discharge the integrated capacitor ”C”. The dis- charge generator (IC +ID) is driven by the compos- ite sync signal. The ∆VC across capacitor is : − ID ⋅ tSYNC C During frame trace, the capacitor is discharged at each line sync pulse thereby generating a ∆Vof -0.94V with respect to 5.6V and then recovers the charge by current ”IC”. The comparator output re- mains low. The discharge time is 27 µs at the first line sync inversion applied to comparator input. The voltage ”VC” then falls from 5.6V to 0.2V and triggers the comparator ”C0” which will deliver a frame sync pulse when ”VC” crosses the 2.8V level. The overall arrangement behaves as an integrator and will therefore suppress any noise susceptible to be present on input signal. An external capacitor Pin 20 can be added to the integrated capacitor C to increase the frame sync time constant. V.6.2 - Frame saw-tooth generator 3 5 Frame Sawtooth Output R3 2.2k Ω C5 470nF R5 2.7M Ω + + +E (200V) 60Hz Frame Reset (64 µs) FRAME LOGIC BLOCK ∆I 60 Figure 53 The frame saw-tooth is generated by an external RC network on Pin 5. The time constant ”R5 ⋅ C5” is much higher than the frame period. Therefore, the generated saw- tooth is quite linear. The network is discharged by an internal transistor, controlled by the frame logic block. TEA2028 - TEA2029 APPLICATION NOTE 27/46 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |