7721 datasheet(231/577 Pages) RENESAS

231 / 577 page

SERIAL I/O

7721 Group User’s Manual

11–28

11.3 Clock synchronous serial I/O mode

Fig. 11.3.11 Receive operation

Fig. 11.3.12 Example of receive timing (when selecting external clock)

UARTi receive register

Receive data

MSB

LSB

Transfer clock

UARTi receive buffer register

•

D2 D3

D4 D5 D6

D1 D2

1/fEXT

RTSi

CLKi

RxDi

: When the CLKi pin’s input level is “H,” satisfy the

following conditions:

q Transmit enable bit

→ “1”

q Receive enable bit

→ “1”

q Writing of dummy data to UARTi transmit

buffer register

Receive enable bit

Transmit enable bit

Transmit buffer

empty flag

Dummy data is set to UARTi transmit buffer register.

UARTi transmit register¨

← UARTi transmit buffer register

Received data taken in

UARTi receive register

→ UARTi receive buffer register

UARTi receive buffer register is read out.

Receive complete flag

UARTi receive

interrupt request bit

The above timing diagram applies when the following

setting conditions are satisfied:

Cleared to “0” when interrupt request is accepted or

cleared by software.

q External clock selected

q RTS function selected

fEXT: Frequency of external clock

7721 bảng dữ liệu(PDF) 231 Page - Renesas Technology Corp

7721 bảng dữ liệu(HTML) 231 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL