7721 datasheet(75/577 Pages) RENESAS

75 / 577 page

RESET

7721 Group User’s Manual

4–12

______

4.1.4 Time supplying “L” level to RESET pin

______

Time supplying “L” level to the RESET pin varies according to the state of the clock oscillation circuit.

qWhen the oscillator is stably oscillating or a stable clock is input from the XIN pin, supply “L” level for

µs or more.

qWhen the oscillator is not stably oscillating (including the case at power-on reset or in Stop mode), supply

“L” level until the oscillation is stabilized.

The time required for stabilizing oscillation varies according to the oscillator. For details, contact the

oscillator manufacturer.

Figure 4.1.11 shows the power-on reset conditions. Figure 4.1.12 shows an example of a power-on reset

circuit.

V For details about Stop mode, refer to section “5.3 Stop mode.” For details about clocks, refer to

“CHAPTER 5. CLOCK GENERATING CIRCUIT.”

4.1 Hardware reset

Fig. 4.1.11 Power-on reset conditions

Fig. 4.1.12 Example of power-on reset circuit

Vcc

RESET

Powered on here

4.5V

0.9V

OUT

GND

Delay

capacity

RESET

Vcc

Vss

GND

5 V

M51957AL

M37721

27 k

10 k

V The delay time is about 11 ms when Cd = 0.033

µF.

≈ 0.34 ! Cd [ µs], Cd: [ pF ]

Vcc

7721 bảng dữ liệu(PDF) 75 Page - Renesas Technology Corp

7721 bảng dữ liệu(HTML) 75 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL