SH7708 datasheet(138/633 Pages) RENESAS

138 / 633 page

120

6.5

Interrupt Response Time

The time from generation of an interrupt request until interrupt exception handling is performed

and fetching of the first instruction of the exception handler is started (the interrupt response time)

is shown in table 6.6. Figure 6.4 shows an example of pipeline operation when an IRL interrupt is

accepted. When SR.BL is 1, interrupt exception handling is masked, and is kept waiting until

completion of an instruction that clears BL to 0.

Table 6.6

Interrupt Response Time

Number of States

Item

NMI

IRL

Supporting

Modules

Notes

Time for priority

decision and SR mask

bit comparison

0.5

× Icyc

+ 0.5

× Bcyc

+ 0.5

× Pcyc

0.5

× Icyc

+ 0.5

× Bcyc

+ 2

× Pcyc

0.5

× Icyc

+ 1.5

× Pcyc

Wait time until end of

sequence being

executed by CPU

X (

≥ 0) × Icyc

X (

≥ 0) × Icyc

X (

≥ 0) × Icyc

Interrupt exception

handling is kept waiting

until the executing

instruction ends. If the

number of instruction

execution states is S*1,

the maximum wait time

is:

X = S – 1. However, if

BL is set to 1 by

instruction execution or

by an exception,

interrupt exception

handling is deferred

until completion of an

instruction that clears

BL to 0. If the following

instruction masks

interrupt exception

handling, the handling

may be further deferred.

Time from interrupt

exception handling

(save of SR and PC)

until fetch of first

instruction of

exception handler is

started

× Icyc

SH7708 bảng dữ liệu(PDF) 138 Page - Renesas Technology Corp

SH7708 bảng dữ liệu(HTML) 138 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL