M16CSLASH62M datasheet(271/615 Pages) RENESAS

271 / 615 page

Appendix Standard Serial I/O Mode 1 (Flash Memory Version)

Mitsubishi microcomputers

M16C / 62A Group

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

1-252

Status Register (SRD)

The status register indicates operating status of the flash memory and status such as whether an erase

operation or a program ended successfully or in error. It can be read by writing the read status register

command (7016). Also, the status register is cleared by writing the clear status register command (5016).

Table 1.29.2 gives the definition of each status register bit. After clearing the reset, the status register

outputs “8016”.

Table 1.29.2. Status register (SRD)

Write State Machine (WSM) Status (SR7)

The write state machine (WSM) status indicates the operating status of the flash memory. When

power is turned on, “1” (ready) is set for it. The bit is set to “0” (busy) during an auto write or auto erase

operation, but it is set back to “1” when the operation ends.

Erase Status (SR5)

The erase status reports the operating status of the auto erase operation. If an erase error occurs, it is

set to “1”. When the erase status is cleared, it is set to “0”.

Program Status (SR4)

The program status reports the operating status of the auto write operation. If a write error occurs, it is

set to “1”. When the program status is cleared, it is set to “0”.

Block Status After Program (SR3)

If excessive data is written (phenomenon whereby the memory cell becomes depressed which results

in data not being read correctly), “1” is set for the block status after-program at the end of the page

write operation. In other words, when writing ends successfully, “8016” is output; when writing fails,

“9016” is output; and when excessive data is written, “8816” is output.

If “1” is written for any of the SR5, SR4 or SR3 bits, the page program, block erase, erase all unlocked

blocks and lock bit program commands are not accepted. Before executing these commands, execute

the clear status register command (5016) and clear the status register.

SRD0 bits

SR7 (bit7)

SR6 (bit6)

SR5 (bit5)

SR4 (bit4)

SR3 (bit3)

SR2 (bit2)

SR1 (bit1)

SR0 (bit0)

Status name

Write state machine (WSM) status

Reserved

Erase status

Program status

Block status after program

Reserved

Definition

"1"

"0"

Ready

Terminated in error

Busy

Terminated normally

M16C/62M bảng dữ liệu(PDF) 271 Page - Renesas Technology Corp

M16C/62M bảng dữ liệu(HTML) 271 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL