M16CSLASH62M datasheet(81/615 Pages) RENESAS

81 / 615 page

Mitsubishi microcomputers

M16C / 62A Group

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

________

NMI Interrupt

1-62

Interrupt control circuit

Key input interrupt control register

(address 004D16)

Key input interrupt

request

P107/KI3

P106/KI2

P105/KI1

P104/KI0

Port P104-P107 pull-up

select bit

Port P107 direction

Pull-up

transistor

Port P107 direction register

Port P106 direction

Port P105 direction

Port P104 direction

Pull-up

transistor

Pull-up

transistor

Pull-up

transistor

Figure 1.11.11. Block diagram of key input interrupt

______

NMI Interrupt

______

An NMI interrupt is generated when the input to the P85/NMI pin changes from “H” to “L”. The NMI interrupt

is a non-maskable external interrupt. The pin level can be checked in the port P85 register (bit 5 at address

03F016).

This pin cannot be used as a normal port input.

Key Input Interrupt

If the direction register of any of P104 to P107 is set for input and a falling edge is input to that port, a key

input interrupt is generated. A key input interrupt can also be used as a key-on wakeup function for cancel-

ling the wait mode or stop mode. However, if you intend to use the key input interrupt, do not use P104 to

P107 as A-D input ports. Figure 1.11.11 shows the block diagram of the key input interrupt. Note that if an

“L” level is input to any pin that has not been disabled for input, inputs to the other pins are not detected as

an interrupt.

M16C/62M bảng dữ liệu(PDF) 81 Page - Renesas Technology Corp

M16C/62M bảng dữ liệu(HTML) 81 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL