| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
M16C/26 bảng dữ liệu(PDF) 154 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M16C/26 bảng dữ liệu(HTML) 154 Page - Renesas Technology Corp |
|
154 / 239 page ![]() Renesas Technology Corp. UART2 Special Mode Register 4 148 M16C/26 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Under development Preliminary Specifications Rev. 0.9 Specifications in this manual are tentative and subject to change. UART2 Special Mode Register 4 Bit 0 of UART2 special mode register 4 (address 037416) are used to start condition generate bit. When the SCL, SDA output select bit (bit 3 of U2SMR4 register) is “1” and this bit is “1”, then the start condition is generated. Bit 1 of UART2 special mode register 4 are used to restart condition generate bit. When the SCL, SDA output select bit (bit 3 of U2SMR4 register) is “1” and this bit is “1“, then the restart condition is generated. Bit 2 of UART2 special mode register 4 are used to stop condition generate bit. When the SCL, SDA output select bit (bit 3 of U2SMR4 register) is “1” and this bit is “1”, then the stop condition is generated. Bit 3 of UART2 special mode register 4 are used to SCL, SDA output select bit. Functions changed by these bits are shown in table 1.15.17 and figure 1.15.31. Bit 4 of UART2 special mode register 4 are used to ACK data bit. When the SCL, SDA output select bit (bit 3 of U2SMR4 register) is “0” and the ACK data output enable bit (bit 5 of U2SMR4 register) is “1”, then the content of ACK data bit is output to SDA pin. Bit 5 of UART2 special mode register 4 are used to ACK data output enable bit. When the SCL, SDA output select bit (bit 3 of U2SMR4 register) is “0” and this bit is “1”, then the content of ACK data bit is output to SDA pin. Bit 6 of UART2 special mode register 4 are used to SCL output stop bit. When this bit is “1”, SCL output is stopped at stop condition detection. (Hi-impedance status). Bit 7 of UART2 special mode register 4 are used to SCL wait output bit. When this bit is “1”, SCL output is fixed to "L" at falling edge of 10th bit of clock. When this bit is “0”, SCL output fixed to “L” is released. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |