M16CSLASH1N datasheet(193/238 Pages) RENESAS

193 / 238 page

Rev.1.00

Oct 20, 2004

page 181 of 222

M16C/1N Group

19. Flash Memory Version

REJ09B0007-0100Z

Flash memory control register 0

Symbol

Address

After reset

FMR0

01B716

XX0000012

b2 b1

FMR00

Bit symbol

Bit name

0 : Busy (being written or erased)

1 : Ready

CPU rewrite mode select bit

(Note 1)

0 : Disables CPU rewrite mode

1 : Enables CPU rewrite mode

FMR01

Block 0, 1

rewrite-enable bit (Note 2)

0 : Disables rewriting

1 : Enables rewriting

Flash memory stop bit

(Note 3, 4)

FMR02

FMSTP

RY/BY status flag

Reserved bit

Set to "0"

0 : Terminated normally

1 : Terminated in error

Program status flag (Note 5)

FMR06

0 : Terminated normally

1 : Terminated in error

Erase status flag (Note 5)

FMR07

Function

0 : Boot ROM area is accessed

1 : User ROM area is accessed

User ROM area select bit

(Effective in only boot mode)

(Note 3)

FMR05

(b4)

0 : Enables flash memory operation

1 : Stops flash memory operation

(placed in low power mode,

flash memory initialized)

Note 1: When setting this bit to "1", write a "0" and then a "1" in to it in succession. Make sure no interrupts will occur

before completion of these two write operations.

In EW0 mode, write this bit by a program placed to an area other than internal flash memory.

Set this bit to "0" after placing in read array mode.

Note 2: When setting this bit to "1", write a "0" and then a "1" in to it in succession while the FMR01 bit is "1". Make sure

no interrupts will occur before completion of these two write operations.

Note 3: Write this bit by a program placed to an area other than internal flash memory.

Note 4: This bit is valid when the FMR01 bit is "1" (CPU rewrite mode). When the FMR01 bit is "0", although the FMSTP

bit can be set to "1" by writing "1" in a program, the flash memory is not initialized.

Note 5: This bit is cleared to "0" by executing the clear status command.

Figure 19.4 FMR0 Register

(11) FMR 41bit

In EW0 mode, when setting the FMR41 bit to "1" by software during auto erasing, the microcomputer

shifts to the erasure-suspend mode.

In EW1 mode, when occurring the enabled interrupt request, the FMR 41bit changes to "1" (Suspend-

request) automatically and the microcomputer shifts to the erasure-suspend mode.

Setting the FMR41 bit to "0" (Erase restart), auto erasing is resumed.

(12) FMR46bit

The FMR46 bit is "0" during auto erasing and is "1" during the erasure-suspend mode.

The internal flash memory is banned to access while the FMR41 bit is "0".

M16C/1N bảng dữ liệu(PDF) 193 Page - Renesas Technology Corp

M16C/1N bảng dữ liệu(HTML) 193 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL