HD6432351 datasheet(267/1025 Pages) RENESAS

267 / 1025 page

Section 7 DMA Controller (DMAC)

Rev. 3.00 Sep 15, 2006 page 233 of 988

REJ09B0330-0300

7.5

Operation

7.5.1

Transfer Modes

Table 7.5 lists the DMAC modes.

Table 7.5

DMAC Transfer Modes

Transfer Mode

Transfer Source

Remarks

Dual

address

mode

(1) Sequential mode

(2) Idle mode

(3) Repeat mode

Short

address

mode

(4) Single address

mode

• TPU channel 0 to 5

compare match/input

capture A interrupt

• SCI transmission

complete interrupt

• SCI reception complete

interrupt

• A/D converter

conversion end interrupt

• External request

• Up to 4 channels can

operate independently

• External request applies

to channel B only

• Single address mode

applies to channel B

only

• Modes (1) to (3) can

also be specified for

single address mode

Full

address

mode

(5) Normal mode

• External request

• Auto-request

(6) Block transfer

mode

• TPU channel 0 to 5

compare match/input

capture A interrupt

• SCI transmission

complete interrupt

• SCI reception complete

interrupt

• A/D converter

conversion end interrupt

• External request

• Max. 2-channel

operation, combining

channels A and B

• With auto-request, burst

mode transfer or cycle

steal transfer can be

selected

HD6432351 bảng dữ liệu(PDF) 267 Page - Renesas Technology Corp

HD6432351 bảng dữ liệu(HTML) 267 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL