| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
H838532H bảng dữ liệu(PDF) 291 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H838532H bảng dữ liệu(HTML) 291 Page - Renesas Technology Corp |
|
291 / 508 page ![]() Section 9 Timers Rev. 1.00 May 30, 2008 Page 271 of 484 REJ09B0436-0100 9.6.3 Timer Operation The watchdog timer has an 8-bit counter (TCW) that is incremented by clock input ( φ/8192 or φw/32). The input clock is selected by bit WDCKS in port mode register 3 (PMR3): φ/8192 is selected when WDCKS is cleared to 0, and φw/32 when set to 1. When TCSRWE = 1 in TCSRW, if 0 is written in B2WI and 1 is simultaneously written in WDON, TCW starts counting up. When the TCW count reaches H'FF, the next clock input causes the watchdog timer to overflow, and an internal reset signal is generated one reference clock ( φ or φ SUB) cycle later. The internal reset signal is output for 512 clock cycles of the φ OSC clock. It is possible to write to TCW, causing TCW to count up from the written value. The overflow period can be set in the range from 1 to 256 input clocks, depending on the value written in TCW. Figure 9.18 shows an example of watchdog timer operations. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |