H838532H datasheet(238/508 Pages) RENESAS

238 / 508 page

Section 9 Timers

Rev. 1.00 May 30, 2008 Page 218 of 484

REJ09B0436-0100

Bits 6 and 5: Counter up/down control (TMC6, TMC5)

Selects whether TCC up/down control is performed by hardware using UD pin input, or whether

TCC functions as an up-counter or a down-counter.

Bit 6

TMC6

Bit 5

TMC5

Description

TCC is an up-counter

(initial value)

TCC is a down-counter

Hardware control by UD pin input

UD pin input high: Down-counter

UD pin input low: Up-counter

*: Don’t care

Bits 4 and 3: Reserved bits

Bits 4 and 3 are reserved; they are always read as 1 and cannot be modified.

Bits 2 to 0: Clock select (TMC2 to TMC0)

Bits 2 to 0 select the clock input to TCC. For external event counting, either the rising or falling

edge can be selected.

Bit 2

TMC2

Bit 1

TMC1

Bit 0

TMC0

Description

Internal clock:

φ/8192

(initial value)

Internal clock:

φ/2048

Internal clock:

φ/512

Internal clock:

φ/64

Internal clock:

φ/16

Internal clock:

φ/4

Internal clock:

φw/4

External event (TMIC): rising or falling edge*

Note:

The edge of the external event signal is selected by bit IEG1 in the IRQ edge select

Registers, for details. IRQ1 must be set to 1 in port mode register 1 (PMR1) before

setting 111 in bits TMC2 to TMC0.

H838532H bảng dữ liệu(PDF) 238 Page - Renesas Technology Corp

H838532H bảng dữ liệu(HTML) 238 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL