SH7261 datasheet(137/1348 Pages) RENESAS

137 / 1348 page

Section 5 Exception Handling

Rev. 2.00 Sep. 07, 2007 Page 105 of 1312

REJ09B0320-0200

5.3

Address Errors

5.3.1

Address Error Sources

Address errors occur when instructions are fetched or data read or written, as shown in table 5.7.

Table 5.7

Bus Cycles and Address Errors

Bus Cycle

Type

Bus

Master

Bus Cycle Description

Address Errors

Instruction fetched from even address

None (normal)

Instruction fetched from odd address

Address error occurs

Instruction fetched from area other than

H'F0000000 to H'F5FFFFFFF in cache

address array space*

None (normal)

Instruction

fetch

CPU

Instruction fetched from H'F0000000 to

H'F5FFFFFFF in cache address array

space*

Address error occurs

Word data accessed from even address

None (normal)

Word data accessed from odd address

Address error occurs

Longword data accessed from a

longword boundary

None (normal)

Longword data accessed from other than

a long-word boundary

Address error occurs

Byte or word data accessed in on-chip

peripheral module space*

None (normal)

Longword data accessed in 16-bit on-

chip peripheral module space*

None (normal)

Data

read/write

CPU

Longword data accessed in 8-bit on-chip

peripheral module space*

None (normal)

Notes: 1. For details on cache address array space, see section 8, Cache.

2. For details on peripheral module space, see section 9, Bus State Controller (BSC).

SH7261 bảng dữ liệu(PDF) 137 Page - Renesas Technology Corp

SH7261 bảng dữ liệu(HTML) 137 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL