SH7261 datasheet(43/1348 Pages) RENESAS

43 / 1348 page

Section 1 Overview

Rev. 2.00 Sep. 07, 2007 Page 11 of 1312

REJ09B0320-0200

1.3

Block Diagram

The block diagram of this LSI is shown in figure 1.1.

RES input

MRES input

NMI input

IRQ input

PINT input

Timer pulse I/O

Compare match output

External counter clock input

External counter reset input

RTC_X1 input

RTC_X2 output

Serial I/O

I2C bus I/O

Analog input

ADTRG input

Analog output

JTAG I/O

CD-ROM

decoder

(ROM-DEC)

Serial I/O

Audio clock input

CAN bus I/O

SH-2A CPU

core

Floating-point

unit (FPU)

Instruction cache

memory (8 kbytes)

Operand cache

memory (8 kbytes)

Cache controller

On-chip

RAM

(32 kbytes)

User break

controller

(UBC)

CPU instruction fetch bus (F bus)

CPU memory access bus (M bus)

Internal bus (I bus)

AUDRST input

AUDSYNC input

AUDCK input

AUDMD input

AUDATA I/O

Advanced user

debugger-II

(AUD-II)

UBCTRG

output

Bus bridge

External

bus I/O

External bus

width

mode input

Bus state

controller

(BSC)

On-chip

peripheral

module bus 1

controller

On-chip

peripheral

module bus 2

controller

Bus

monitor

Direct memory

access controller

(DMAC)

DREQ input

DACK output

DACT output

DTEND output

On-chip peripheral module bus 3

On-chip peripheral

module bus 1

On-chip peripheral module bus 2

Pin function

controller

(PFC)

I/O port

Clock pulse

generator

(CPG)

Watchdog

timer

(WDT)

Interrupt

controller

(INTC)

Multi-function

timer pulse

unit 2

(MTU2)

8-bit timer

(TMR)

Realtime

clock

(RTC)

General I/O

EXTAL input

XTAL output

CKIO I/O

Clock mode input

WDTOVF output

Internal CPU bus

Internal DMA write bus

Internal DMA read bus

Port

On-chip

peripheral

module bus 3

controller

User debugging

interface

(H-UDI)

Power-down

mode control

D/A

converter

(DAC)

A/D

converter

(ADC)

Controller

area network

(RCAN-ET)

IEB bus I/O

Port

IEBusTM

controller

(IEB)

Serial sound

interface

(SSI)

I2C bus

interface 3

(IIC3)

Serial

communication

interface with

FIFO (SCIF)

Notes: 1. R5S72611 and R5S72613 support this unit.

2. R5S72612 and R5S72613 support this unit.

CPU bus

(C bus)

Figure 1.1 Block Diagram

SH7261 bảng dữ liệu(PDF) 43 Page - Renesas Technology Corp

SH7261 bảng dữ liệu(HTML) 43 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL