4553 datasheet(25/145 Pages) RENESAS

25 / 145 page

Rev.3.02

Dec 22, 2006

page 25 of 142

REJ03B0024-0302

4553 Group

Table 7 External interrupt activated conditions

Name

External 0 interrupt

Input pin

D5/INT

Activated condition

When the next waveform is input to D5/INT pin

• Falling waveform (“H”

→“L”)

• Rising waveform (“L”

→“H”)

• Both rising and falling waveforms

Valid waveform

selection bit

I11

I12

Fig. 17 External interrupt circuit structure

EXTERNAL INTERRUPTS

The 4553 Group has the external 0 interrupt.

An external interrupt request occurs when a valid waveform is input

to an interrupt input pin (edge detection).

The external interrupt can be controlled with the interrupt control

Rising

Falling

I12

One-sided edge

detection circuit

Key-on wakeup

EXF0

External 0

interrupt

I11

D5/INT

K20

Timer 1 count start

synchronous circuit

I13

(Note 1)

Level detection circuit

Edge detection circuit

K21

Skip decision

(SNZI0 instruction)

Both edges

detection circuit

This symbol represents a parasitic diode on the port.

Notes 1:

(Note 2)

(Note 3)

2: I12 (I22) = 0: “L” level detected

I12 (I22) = 1: “H” level detected

3: I12 (I22) = 0: Falling edge detected

I12 (I22) = 1: Rising edge detected

4553 bảng dữ liệu(PDF) 25 Page - Renesas Technology Corp

4553 bảng dữ liệu(HTML) 25 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL