M38263EBFS datasheet(79/91 Pages) RENESAS

79 / 91 page

Rev.1.00

Sep 06, 2006

page 79 of 88

REJ03B0181-0100

3826 Group (One Time PROM version)

3.3.6 Notes on serial I/O1

(1)

Writing to baud rate generator (BRG)

Write data to BRG while the transmission and reception operations are stopped.

(2)

Setting procedure when using serial I/O1 transmit interrupt

When the serial I/O1 transmit interrupt is used, take the following sequence.

➀Set the serial I/O1 transmit interrupt enable bit (bit 3 of interrupt control register 1 (address 3E16))

to “0” (disabled).

➁Set the transmit enable bit (bit 4 of serial I/O1 control register (address 1A16)) to “1”.

➂Set the serial I/O1 transmit interrupt request bit (bit 3 of interrupt request register 1 (address

3C16)) to “0” (no interrupt request issued) after 1 or more instruction has executed.

➃Set the serial I/O1 transmit interrupt enable bit to “1” (enabled).

When the transmission enable bit is set to “1”, the transmit buffer empty flag (bit 0 of serial I/O1

status register (address 1916)) and the transmit shift register completion flag (bit 2 of serial I/O1

status register) are set to “1”.

Therefore, the serial I/O1 transmit interrupt request bit is set to “1” regardless of the state of the

transmit interrupt source selection bit (bit 3 of serial I/O1 control register).

(3)

Data transmission control with referring to transmit shift register completion flag

After the transmit data is written to the transmit buffer register (address 1816), the transmit shift

transmission is controlled with referring to the flag after writing the data to the transmit buffer

(4)

Setting serial I/O1 control register again

Set the serial I/O1 control register again after the transmission and the reception circuits are reset

by setting both the transmit enable bit and the receive enable bit to “0”.

Fig. 3.3.7 Sequence of setting serial I/O1 control register again

Set both the transmit enable bit

(TE) and the receive enable bit

(RE) to “0”

↓

Set the bits 0 to 3 and bit 6 of the

serial I/O1 control register

↓

Set both the transmit enable bit

(TE) and the receive enable bit

(RE), or one of them to “1”

Can be set with the

LDM instruction at

the same time

M38263EBFS bảng dữ liệu(PDF) 79 Page - Renesas Technology Corp

M38263EBFS bảng dữ liệu(HTML) 79 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

bảng dữ liệu tải về

Link URL