M3826AE2FS datasheet(14/91 Pages) RENESAS

14 / 91 page

Rev.1.00

Sep 06, 2006

page 14 of 88

REJ03B0181-0100

3826 Group (One Time PROM version)

I/O PORTS

Direction Registers

The I/O ports (ports P0, P1, P2, P4, P5, P6, P71–P77) have direc-

tion registers. Ports P16, P17, P4, P5, P6, and P71–P77 can be set

to input mode or output mode by each pin individually. P00–P07

and P10-P15 are respectively set to input mode or output mode in

a lump by bit 0 of the direction registers of ports P0 and P1 (see

Figure 11).

When “0” is set to the bit corresponding to a pin, that pin becomes

an input mode. When “1” is set to that bit, that pin becomes an

output mode.

If data is read from a port set to output mode, the value of the port

latch is read, not the value of the pin itself. A port set to input mode

is floating. If data is read from a port set to input mode, the value

of the pin itself is read. If a pin set to input mode is written to, only

the port latch is written to and the pin remains floating.

Port P3 Output Control Register

Bit 0 of the port P3 output control register (address 000716) en-

ables control of the output of ports P30–P37.

When the bit is set to “1”, the port output function is valid.

When resetting, bit 0 of the port P3 output control register is set to

“0” (the port output function is invalid) and pulled up.

Fig. 11 Structure of port P0 direction register, port P1 direc-

tion register

Fig. 12 Structure of port P3 output control register

Ports P00 to P07 direction register

0 : Input mode

1 : Output mode

Not used (Undefined at reading)

(If writing to these bits, write “0”.)

Port P0 direction register

(P0D : address 000116)

Note: In ports set to output mode, the pull-up control bit becomes

invalid and pull-up resistor is not connected.

Ports P10 to P15 direction register

0 : Input mode

1 : Output mode

Not used (Undefined at reading)

(If writing to these bits, write “0”.)

Port P16 direction register

Port P17 direction register

0 : Input mode

1 : Output mode

Port P1 direction register

(P1D : address 000316)

Ports P30 to P37 output control bit

0 : Output function is invalid (Pulled up)

1 : Output function is valid (No pull up)

Not used (Undefined at reading)

(If writing to these bits, write “0”.)

Port P3 output control register

(P3C : address 000716)

Note: In pins set to segment output by segment output enable bits

0, 1 (bits 0, 1 of segment output enable register (address

3816)), this bit becomes invalid and pull-up resistor is not

connected.

M3826AE2FS bảng dữ liệu(PDF) 14 Page - Renesas Technology Corp

M3826AE2FS bảng dữ liệu(HTML) 14 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

bảng dữ liệu tải về

Link URL