STA335BWS datasheet(61/68 Pages) STMICROELECTRONICS

61 / 68 page

STA335BWS

61/68

6.17

EQ coefficients and DRC configuration register (addr 0x31)

AC0, AC1, AC2 settings are designed for loudspeaker protection function, limiting at the

minimum any audio artefact introduced by typical anti-clipping/DRC algorithms. More

detailed information can be retrieved in the “Configurable output power rate using

STA335BW” and “STA335BWS vs STA335BW” application notes.

Bit XOB can be used to bypass the crossover filters. Logic 1 means that the function is not

active. In this case, high pass crossover filter works as a pass through on the data path

(b0 = 1, all the other coefficients at logic 0) while the low pass filter is configured to have

zero signal on channel 3 data processing (all the coefficients are at logic 0).

XOB

Reserved

AMGC[3]

AMGC[2]

reserved

SEL1

SEL0

000

Table 32.

SEL bitfield description

SEL[1,0]

EQ RAM bank selected

00/11

Bank 0 activated

Bank 1 activated

Bank 2 activated

Table 33.

AMGC bitfield description

AMGC[3,2]

Anti-clipping and DRC preset selected

DRC/Anti-clipping (default)

DRC/Anti-clipping

10/11

Reserved, do not use

Table 34.

AMGC bitfield description

AMGC[1:0]

Mode

AC0, stereo anti-clipping 0dB limiter

AC1, stereo anti-clipping +1.25dB limiter

AC2, stereo anti-clipping +2dB limiter

reserved do not use

STA335BWS bảng dữ liệu(PDF) 61 Page - STMicroelectronics

STA335BWS bảng dữ liệu(HTML) 61 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

bảng dữ liệu tải về

Link URL