TAS5705PAP datasheet(6/71 Pages) TI

6 / 71 page

TAS5705

SLOS549 – JUNE 2008 ...................................................................................................................................................................................................... www.ti.com

TERMINAL FUNCTIONS (continued)

TERMINAL

5-V

TERMINATION

TYPE(1)

DESCRIPTION

TOLERANT

(2)

NAME

NO.

DVDD

15, 33

3.3-V digital power supply

DVSS

Digital ground

DVSSO

Oscillator ground

FAULT

Pullup

Overtemperature, overcurrent, and undervoltage fault reporting.

Active-low indicates fault. If high, normal operation.

GND

41, 42

Analog ground for power stage

GVDD_AB

Gate drive internal regulated output for AB channels

GVDD_CD

Gate drive internal regulated output for CD channels

HPL_PWM

Headphone left-channel PWM output.

HPR_PWM

Headphone right-channel PWM output.

HPSEL

5-V

Headphone select, active-high. When a logic high is applied, device

enters headphone mode and speakers are MUTED (HARD MUTE).

When a logic LOW is applied, device is in speaker mode and

headphone outputs become line outputs or are disabled. When in line

out mode, this terminal functionality is disabled (see system control

LRCLK

5-V

Input serial audio data left/right clock (sampling rate clock)

MCLK

5-V

MCLK is the clock master input. The input frequency of this clock can

range from 4.9 MHz to 49.2 MHz.

MUTE

5-V

Pullup

Performs a soft mute of outputs, active-low. A logic low on this pin

sets the outputs equal to 50% duty cycle. A logic high on this pin

allows normal operation. The mute control provides a noiseless

volume ramp to silence. Releasing mute provides a noiseless ramp to

previous volume.

OC_ADJ

Analog overcurrent programming. Requires 22-k

Ω resistor to ground.

OSC_RES

Oscillator trim resistor. Connect an 18.2-k

Ω, 1% tolerance resistor to

DVSSO.

OUT_A

1, 64

Output, half-bridge A

OUT_B

60, 61

Output, half-bridge B

OUT_C

52, 53

Output, half-bridge C

OUT_D

48, 49

Output, half-bridge D

PDN

5-V

Pullup

Power down, active-low. PDN powers down all logic, stops all clocks,

and stops output switching whenever a logic low is applied. When

PDN is released, the device powers up all logic, starts all clocks, and

performs a soft start that returns to the previous configuration

determined by register settings.

PGND_AB

62, 63

Power ground for half-bridges A and B

PGND_CD

50, 51

Power ground for half-bridges C and D

PLL_FLTM

PLL negative loop filter terminal

PLL_FLTP

PLL positive loop filter terminal

PVDD_A

2, 3

Power supply input for half-bridge output A (8 V–23 V)

PVDD_B

58, 59

Power supply input for half-bridge output B (8 V–23 V)

PVDD_C

54, 55

Power supply input for half-bridge output C (8 V–23 V)

PVDD_D

46, 47

Power supply input for half-bridge output D (8 V–23 V)

RESET

5-V

Pullup

Reset, active-low. A system reset is generated by applying a logic

low to this terminal. RESET is an asynchronous control signal that

restores the DAP to its default conditions, sets the VALID outputs

low, and places the PWM in the hard-mute state (stops switching).

Master volume is immediately set to full attenuation. Upon the release

of RESET, if PDN is high, the system performs a 4–5-ms device

initialization and sets the volume at mute.

SCL

5-V

I2C serial control clock input

Submit Documentation Feedback

Product Folder Link(s): TAS5705

TAS5705PAP bảng dữ liệu(PDF) 6 Page - Texas Instruments

TAS5705PAP bảng dữ liệu(HTML) 6 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

bảng dữ liệu tải về

Link URL