| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ST72141K2 bảng dữ liệu(PDF) 66 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72141K2 bảng dữ liệu(HTML) 66 Page - STMicroelectronics |
|
66 / 132 page ![]() ST72141K 66/132 MOTOR CONTROLLER (Cont’d) 8.1.5 Low Power Modes Before executing a HALT or WFI instruction, soft- ware must stop the motor, and may choose to put the outputs in high impedance. 8.1.6 Interrupts The MTC interrupt events are connected to the three interrupt vectors (see Interrupts chapter). They generate an interrupt if the corresponding Enable Control Bit is set and the I-bit in the CC register is reset (RIM instruction). Mode Description WAIT No effect on MTC interface. MTC interrupts exit from Wait mode. HALT MTC registers are frozen. In Halt mode, the MTC interface is in- active. The MTC interface becomes operational again when the MCU is woken up by an interrupt with “exit from Halt mode” capability. Interrupt Event Event Flag Enable Control Bit Exit from Wait Exit from Halt Ratio increment RPI RIM Yes No Ratio decrement RMI Yes No Multiplier overflow OI OIM Yes No Emergency Stop EI EIM Yes No BEMF Zero-Crossing ZI ZIM Yes No End of Demagnetization DI DIM Yes No Commutation CI CIM Yes No |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |