PSD413A2 datasheet(15/123 Pages) STMICROELECTRONICS

15 / 123 page

PSD4XX Family

Signal Name

From

PA0 – PA7

Port A inputs or Macrocell PA feedback

PB0 – PB7

Port B inputs or Macrocell PB feedback

PE0 – PE1

Port E inputs (signals ALE, PSEN/BHE)

PGR0 – PGR3

Page Mode Register

A8 – A15, A0, A1

MCU Address Lines

RD/E/DS

MCU bus signal

WR/R_W

MCU bus signal

CLKIN

Input Clock

RESET

Reset input

CSI

CSI input (ORed with power down from PMU)

Table 3. ZPLD Input Signals

9.0

The PSD4XX

Architecture

(cont.)

9.1.1.1 The DPLD

The DPLD is used for internal address decoding generating the following eight chip select

signals:

t ES0 – ES3

EPROM selects, block 0 to block 3

t RS0

SRAM block select

t CSIOP

I/O Decoder chip select

t PSEL0 – PSEL1

Peripheral I/O mode select signals

The I/O Decoder enabled by the CSIOP generates chip selects for on-chip registers or I/O

ports based on address inputs A[7:0].

As shown in Figure 4, the DPLD consists of a large programmable AND ARRAY. There are

a total of 37 inputs and 8 outputs. Each output consists of a single product term. Although

the user can generate select signals from any of the inputs, the select signals are typically

a function of the address and Page Register inputs. The select signals are defined by the

user in the ABEL file (PSDabel).

The address line inputs to the DPLD include A0, A1 and A8 – A15. If more address lines

are needed, the user can bring in the lines through Port A to the DPLD.

PSD413A2 bảng dữ liệu(PDF) 15 Page - STMicroelectronics

PSD413A2 bảng dữ liệu(HTML) 15 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL