PSD413A2 datasheet(94/123 Pages) STMICROELECTRONICS

94 / 123 page

PSD4XX Family

-20

-25

EPROM_CMiser

Symbol

Parameter

Conditions

Min Max Min Max

Unit

tLVLX

ALE or AS Pulse Width

tAVLX

Address Setup Time

(Note 3)

tLXAX

Address Hold Time

(Note 3)

tAVQV

Address Valid to Data Valid

(Note 3)

200

250

Add 20

t SLQV

CS Valid to Data Valid

200

275

Add 20

RD to Data Valid 8/16-Bit Bus

(Note 1)

t RLQV

RD to Data Valid 8-Bit Bus,

8031 Separate Mode

(Note 2)

t RHQX

RD Data Hold Time

(Note 1)

tRLRH

RD Pulse Width

(Note 1)

tRHQZ

RD to Data High-Z

(Note 1)

tEHEL

E Pulse Width

tTHEH

R/W Setup Time to Enable

tELTL

R/W Hold Time After Enable

In 16-Bit Data Bus

Address Input Valid to

Mode (Note 4)

tAVPV

Address Output Delay

In 8-Bit Data Bus

Mode (Note 4)

Read Timing (3.0 V ± 10%)

Explanation of AC Symbols for Non ZPLD Timing.

Example:

t AVLX Time from Address Valid to ALE Invalid.

A – Address

L – Logic Level Low or ALE

T – R/W

C – Power Down

N – Reset

t – Time

D– Input Data

P – Port Signal

V – Valid

E –E

Q – Output Data

X – No Longer a Valid Logic Level

H – Logic Level High

R – WR, UDS, LDS, DS, IORD, PSEN

Z – Float

I – Interrupt

S – Chip Select

13.11 Microcontroller Interface – AC/DC Parameters (ZPSD4XXV Versions)

(3.0 V ± 10%)

NOTES: 1. RD timing has the same timing as PSEN, DS, LDS, UDS signals.

2. RD and PSEN have the same timing for 8031 mode.

3. Any input used to select an internal PSD4XX function.

4. In multiplexed mode latched address generated from ADIO delay to address output on any Port.

PSD413A2 bảng dữ liệu(PDF) 94 Page - STMicroelectronics

PSD413A2 bảng dữ liệu(HTML) 94 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL