MPC852T datasheet(35/80 Pages) FREESCALE

35 / 80 page

MPC852T PowerQUICC™ Hardware Specifications, Rev. 4

Freescale Semiconductor

Bus Signal Timing

Table 11 shows the PCMCIA timing for the MPC852T.

Table 11. PCMCIA Timing

Num

Characteristic

33 MHz

40 MHz

50 MHz

66 MHz

Unit

Min

Max

Min

Max

Min

Max

Min

Max

J82

A(0:31), REG valid to PCMCIA Strobe

asserted.1 (MIN = 0.75

× B1 – 2.00)

1 PSST = 1. Otherwise add PSST times cycle time.

PSHT = 0. Otherwise add PSHT times cycle time.

These synchronous timings define when the WAITA signals are detected in order to freeze (or relieve) the

PCMCIA current cycle. The WAITA assertion is effective only if it is detected 2 cycles before the PSL

timer expiration. See the PCMCIA Interface section in the MPC866 PowerQUICC™ Family Reference

Manual.

20.70

—

16.70

—

13.00

—

9.40

—

J83

A(0:31), REG valid to ALE negation.1

(MIN = 1.00

× B1 – 2.00)

28.30

—

23.00

—

18.00

—

13.20

—

J84

CLKOUT to REG valid

(MAX = 0.25

× B1 + 8.00)

7.60

15.60

6.30

14.30

5.00

13.00

3.80

11.80

J85

CLKOUT to REG Invalid.

(MIN = 0.25

× B1 + 1.00)

8.60

—

7.30

—

6.00

—

4.80

—

J86

CLKOUT to CE1, CE2 asserted.

(MAX = 0.25

× B1 + 8.00)

7.60

15.60

6.30

14.30

5.00

13.00

3.80

11.80

J87

CLKOUT to CE1, CE2 negated.

(MAX = 0.25

× B1 + 8.00)

7.60

15.60

6.30

14.30

5.00

13.00

3.80

11.80

J88

CLKOUT to PCOE, IORD, PCWE, IOWR

assert time. (MAX = 0.00

× B1 + 11.00)

—

11.00

—

11.00

—

11.00

—

11.00

J89

CLKOUT to PCOE, IORD, PCWE, IOWR

negate time. (MAX = 0.00

× B1 + 11.00)

2.00

11.00

2.00

11.00

2.00

11.00

2.00

11.00

J90

CLKOUT to ALE assert time

(MAX = 0.25

× B1 + 6.30)

7.60

13.80

6.30

12.50

5.00

11.30

3.80

10.00

J91

CLKOUT to ALE negate time

(MAX = 0.25

× B1 + 8.00)

—

15.60

—

14.30

—

13.00

—

11.80

J92

PCWE, IOWR negated to D(0:31) invalid.1

(MIN = 0.25

× B1 – 2.00)

5.60

—

4.30

—

3.00

—

1.80

—

J93

WAITA and WAITB valid to CLKOUT rising

edge.1 (MIN = 0.00

× B1 + 8.00)

8.00

—

8.00

—

8.00

—

8.00

—

J94

CLKOUT rising edge to WAITA and WAITB

invalid.1 (MIN = 0.00

× B1 + 2.00)

2.00

—

2.00

—

2.00

—

2.00

—

MPC852T bảng dữ liệu(PDF) 35 Page - Freescale Semiconductor, Inc

MPC852T bảng dữ liệu(HTML) 35 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

bảng dữ liệu tải về

Link URL