S5D3 datasheet(7/89 Pages) RENESAS

7 / 89 page

R01DS0328EU0120 Rev.1.20

Page 7 of 89

Dec 13, 2023

S5D3 Datasheet

1. Overview

Sampling Rate Converter (SRC)

The Sampling Rate Converter (SRC) converts the sampling rate of data produced by various

audio decoders, such as the WMA, MP3, and AAC. Both 16-bit stereo and monaural data are

supported.

See section 38, Sampling Rate Converter (SRC) in Userʼs Manual.

Table 1.12

Security

Feature

Functional description

Secure Crypto Engine 7 (SCE7)

 Security algorithms:

- Symmetric algorithms: AES, 3DES, and ARC4

- Asymmetric algorithms: RSA, DSA, and ECC.

 Other support features:

- TRNG (True Random Number Generator)

- Hash-value generation: SHA1, SHA224, SHA256, GHASH, and MD5

- 128-bit unique ID.

Table 1.13

I/O ports

Feature

Functional description

Programmable I/O ports

 I/O ports for the 100-pin LGA, 100-pin LQFP

- I/O pins: 67

- Input pins: 9

- Pull-Up resistors: 68

- Open-drain outputs: 67

- 5-V tolerance: 14

 I/O ports for the 64-pin LQFP, 64-pin QFN

- I/O pins: 35

- Input pins: 5

- Pull-Up resistors: 36

- Open-drain outputs: 35

- 5-V tolerance: 9

Table 1.11

Data processing (2 of 2)

Feature

Functional description

S5D3 bảng dữ liệu(PDF) 7 Page - Renesas Technology Corp

S5D3 bảng dữ liệu(HTML) 7 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

bảng dữ liệu tải về

Link URL