STA333BW datasheet(27/64 Pages) STMICROELECTRONICS

27 / 64 page

STA333BW

27/64

6.2.4

Delay serial clock enable

6.2.5

Channel input mapping

Each channel received via I2S can be mapped to any internal processing channel via the

Channel Input Mapping registers. This allows for flexibility in processing. The default

settings of these registers map each I2S input channel to its corresponding processing

channel.

64fs

0000

I2S 24-bit data

0100

I2S 20-bit data

1000

I2S 18-bit data

1100

LSB first I2S 16-bit data

0001

Left-justified 24-bit data

0101

Left-justified 20-bit data

1001

Left-justified 18-bit data

1101

Left-justified 16-bit data

0010

Right-justified 24-bit data

0110

Right-justified 20-bit data

1010

Right-justified 18-bit data

1110

Right-justified 16-bit data

Table 12.

Supported serial audio input formats for LSB-first (SAIFB = 1) (continued)

BICKI

SAI [3:0]

SAIFB

Interface Format

Bit

R/W

RST

Name

Description

5R/W

DSCKE

0: no serial clock delay

1: serial clock delay by 1 core clock cycle to tolerate

anomalies in some I2S master devices

Bit

R/W

RST

Name

Description

6R/W

C1IM

0: processing channel 1 receives Left I2S Input

1: processing channel 1 receives Right I2S Input

7R/W

C2IM

0: processing channel 2 receives Left I2S Input

1: processing channel 2 receives Right I2S Input

STA333BW bảng dữ liệu(PDF) 27 Page - STMicroelectronics

STA333BW bảng dữ liệu(HTML) 27 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

bảng dữ liệu tải về

Link URL