công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

MSC8103RM/D bảng dữ liệu(PDF) 45 Page - Freescale Semiconductor, Inc

tên linh kiện MSC8103RM/D
Giải thích chi tiết về linh kiện  Network Digital Signal Processor
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FREESCALE [Freescale Semiconductor, Inc]
Trang chủ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MSC8103RM/D bảng dữ liệu(HTML) 45 Page - Freescale Semiconductor, Inc

Back Button MSC8103RM/D Datasheet HTML 41Page - Freescale Semiconductor, Inc MSC8103RM/D Datasheet HTML 42Page - Freescale Semiconductor, Inc MSC8103RM/D Datasheet HTML 43Page - Freescale Semiconductor, Inc MSC8103RM/D Datasheet HTML 44Page - Freescale Semiconductor, Inc MSC8103RM/D Datasheet HTML 45Page - Freescale Semiconductor, Inc MSC8103RM/D Datasheet HTML 46Page - Freescale Semiconductor, Inc MSC8103RM/D Datasheet HTML 47Page - Freescale Semiconductor, Inc MSC8103RM/D Datasheet HTML 48Page - Freescale Semiconductor, Inc MSC8103RM/D Datasheet HTML 49Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 104 page
background image
Clock Configuration
MSC8103 Network Digital Signal Processor, Rev. 11
Freescale Semiconductor
2-5
2.5.2.1 System Clock Control Register
SCCR is memory-mapped into the SIU register map of the MSC8103.
2.5.2.2 System Clock Mode Register
SCMR is a read-only register that is updated during power-on reset (PORESET) and provides the mode control
signals to the PLLs, DLL, and clock logic. This register reflects the currently defined configuration settings. For
details of the available setting options, see AN2306/D.
Bit
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Type
Reserved
Reset
Bit
1617
1819
2021
2223
2425
262728293031
CLKODIS
—DFBRG
Type
Reserved
R/W
Reserved
R/W
Reset
0
0
1
Figure 2-2.
System Clock Control Register (SCCR)—0x10C80
Table 2-7.
SCCR Bit Descriptions
Name
Bit No.
Defaults
Description
Settings
PORESET
Hard Reset
0–26
Reserved. Write to 0 fro future compatibility.
CLKODIS
27
0
Unaffected
CLKOUT Disable
Disables the CLKOUT signal. The value of
CLKOUT when disabled is indeterminate (can be 1
or 0).
0
CLKOUT enabled (default)
1
CLKOUT disabled
28–29
Reserved. Write to 0 fro future compatibility.
DFBRG
30–31
01
Unaffected
Division Factor for the BRG Clock Defines the
BRGCLK frequency. Changing this value does not
result in a loss of lock condition.
00
Divide by 4
01
Divide by 16 (default value)
10
Divide by 64
11
Divide by 256
Bit
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
COREPDF
COREMF
BUSDF
CPMDF
Type
R
Reset
Bit
1617
1819
2021
2223
2425
262728293031
SPLLPDF
SPLLMF
DLLDIS
COREDF
Type
R
Reset
Figure 2-3.
System Clock Mode Register (SCMR)—0x10C88



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com