ST7FOXF1 datasheet(46/226 Pages) STMICROELECTRONICS

46 / 226 page

Supply, reset and clock management

ST7FOXF1, ST7FOXK1, ST7FOXK2

46/226

6.5

6.5.1

RC calibration control/status register (RCC_CSR)

Reset value: 0000 0000 (00h)

Bits 7:2 = Reserved, forced by hardware to 0

0: Read mode

1: Write mode

Bit 1 = RCCLAT Latch Access Transfer bit: this bit is set by software.

It is cleared by hardware at the end of the programming cycle. It can only be cleared by

software if the RCCPGM bit is cleared

Bit 0 = RCCPGM Programming Control and Status bit

This bit is set by software to begin the programming cycle. At the end of the

programming cycle, this bit is cleared by hardware.

0: Programming finished or not yet started

1: Programming cycle is in progress

Note:

If the RCCPGM bit is cleared during the programming cycle, the memory data is not

guaranteed.

6.5.2

Main Clock Control/Status Register (MCCSR)

Reset value: 0000 0000 (00h)

Bits 7:2 = Reserved, must be kept cleared.

Bit 1 = MCO Main Clock Out enable bit

This bit is read/write by software and cleared by hardware after a reset. This bit allows

to enable the MCO output clock.

0: MCO clock disabled, I/O port free for general purpose I/O.

1: MCO clock enabled.

Bit 0 = SMS Slow mode selection bit

This bit is read/write by software and cleared by hardware after a reset. This bit selects

the input clock fOSC or fOSC/32.

0: Normal mode (fCPU = fOSC

1: Slow mode (fCPU = fOSC/32)

000000

RCCLAT

RCCPGM

Read/write

000000

MCO

SMS

Read/write

ST7FOXF1 bảng dữ liệu(PDF) 46 Page - STMicroelectronics

ST7FOXF1 bảng dữ liệu(HTML) 46 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL