ESP32-P4 datasheet(74/93 Pages) ESPRESSIF

74 / 93 page

4 Functional Description

• Frame discarding in cases of late collisions, excessive collisions, excessive deferrals, or underflow

conditions

• Software control for TX FIFO flushing

Pin Assignment

The Ethernet media access controller includes only one RMII interface. For flexible pin routing, each RMII

signal offers three alternative GPIO mappings:

• RMII Group 1: Signals are multiplexed with GPIO28–GPIO36 and the SPI2 interface via IO MUX.

• RMII Group 2: Signals are multiplexed with GPIO40–GPIO48 via IO MUX.

• RMII Group 3: Provides partial signal routing (excluding transmit signals except for RMII_TXEN) and is

multiplexed with GPIO49–GPIO54 via IO MUX.

Each RMII signal can be assigned independently to any of these three groups to form a complete RMII

interface.

The MII interface, MDIO interface, and other peripheral signals can be routed to any GPIO via the GPIO Matrix

for additional flexibility.

4.2.2.13 Two-Wire Automotive Interface (TWAI)

ESP32-P4 contains three TWAI controllers. Each controller can individually be connected to a TWAI bus via an

external transceiver.

Feature List

• Compatibility with ISO 11898-1 protocol (CAN Specification 2.0)

• Standard Frame Format (11-bit ID) and Extended Frame Format (29-bit ID)

• Bit rates from 1 Kbit/s to 1 Mbit/s

• Multiple modes of operation:

– Normal

– Listen-only (no influence on bus)

– Self-test (no acknowledgment required during data transmission)

• 64-byte Receive FIFO

• Special transmissions:

– Single-shot transmissions (does not automatically re-transmit upon error)

– Self-reception (the TWAI controller transmits and receives messages simultaneously)

• Acceptance Filter (supports Single and Dual-filter modes)

• Error detection and handling:

– Error counters

– Configurable error warning limit

Espressif Systems

Submit Documentation Feedback

ESP32-P4 Series Datasheet v0.5

ESP32-P4 bảng dữ liệu(PDF) 74 Page - ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.