PIC16F87X datasheet(84/200 Pages) MICROCHIP

84 / 200 page

PIC16F87X

DS30292A-page 84

9.2.10

I2C MASTER MODE REPEATED START

CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit

(SSPCON2<1>) is programmed high and the I2C mod-

ule is in the idle state. When the RSEN bit is set, the

SCL pin is asserted low. When the SCL pin is sampled

low, the baud rate generator is loaded with the contents

of SSPADD<6:0>, and begins counting. The SDA pin

is released (brought high) for one baud rate generator

count (TBRG). When the baud rate generator times out,

if SDA is sampled high, the SCL pin will be de-asserted

(brought high). When SCL is sampled high the baud

rate generator is re-loaded with the contents of

SSPADD<6:0> and begins counting.

SDA and SCL

must be sampled high for one TBRG. This action is then

followed by assertion of the SDA pin (SDA is low) for

one TBRG while SCL is high. Following this, the RSEN

bit in the SSPCON2 register will be automatically

cleared, and the baud rate generator is not reloaded,

leaving the SDA pin held low. As soon as a start con-

dition is detected on the SDA and SCL pins, the S bit

(SSPSTAT<3>) will be set. The SSPIF bit will not be set

until the baud rate generator has timed-out.

Immediately following the SSPIF bit getting set, the

user may write the SSPBUF with the 7-bit address in

7-bit mode, or the default ﬁrst address in 10-bit mode.

After the ﬁrst eight bits are transmitted and an ACK is

received, the user may then transmit an additional eight

bits of address (10-bit mode) or eight bits of data (7-bit

mode).

9.2.10.6

WCOL STATUS FLAG

If the user writes the SSPBUF when a Repeated Start

sequence is in progress, then WCOL is set and the

contents of the buffer are unchanged (the write doesn’t

occur).

FIGURE 9-22: REPEAT START CONDITION WAVEFORM

Note 1: If RSEN is programmed while any other

event is in progress, it will not take effect.

Note 2: A bus collision during the Repeated Start

condition occurs if:

• SDA is sampled low when SCL goes from low to

high.

• SCL goes low before SDA is asserted low. This

may indicate that another master is attempting

to transmit a data "1".

Note:

Because

queueing

events

not

allowed, writing of the lower 5 bits of

SSPCON2 is disabled until the Repeated

Start condition is complete.

SDA

SCL

Sr = Repeated Start

Write to SSPCON2

Write to SSPBUF occurs here.

Falling edge of ninth clock

End of Xmit

At completion of start bit,

hardware clear RSEN bit

1st Bit

Set S (SSPSTAT<3>)

BRG

SDA = 1,

SCL(no change)

SCL = 1

occurs here.

BRG

and set SSPIF

PIC16F87X bảng dữ liệu(PDF) 84 Page - Microchip Technology

PIC16F87X bảng dữ liệu(HTML) 84 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL