công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD4084BBCZ bảng dữ liệu(PDF) 48 Page - Analog Devices

tên linh kiện AD4084BBCZ
Giải thích chi tiết về linh kiện  16-Bit, 20 MSPS, Differential SAR ADC
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD4084BBCZ bảng dữ liệu(HTML) 48 Page - Analog Devices

Back Button AD4084BBCZ Datasheet HTML 44Page - Analog Devices AD4084BBCZ Datasheet HTML 45Page - Analog Devices AD4084BBCZ Datasheet HTML 46Page - Analog Devices AD4084BBCZ Datasheet HTML 47Page - Analog Devices AD4084BBCZ Datasheet HTML 48Page - Analog Devices AD4084BBCZ Datasheet HTML 49Page - Analog Devices AD4084BBCZ Datasheet HTML 50Page - Analog Devices AD4084BBCZ Datasheet HTML 51Page - Analog Devices AD4084BBCZ Datasheet HTML 52Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 94 page
background image
Data Sheet
AD4084
DIGITAL INTERFACE
analog.com
Rev. 0 | 48 of 94
Figure 80. Single Lane LVDS, Echo Clock Mode, LVDS_CNV_CLK_CNT Position Example
Figure 81. Dual Lane LVDS, Echo Clock Mode, LVDS_CNV_CLK_CNT Position Example
Table 20. Valid LVDS_CNV_CLK_CNT Settings
LVDS_CNV_CLK_CNT
Settings
Clock Count Number
Single Lane Mode
Dual Lane Mode
0b0000
3
3
0b0001
4
4
0b0010
5
1
0b0011
6
2
0b0100
7
Selection not valid
0b0101
8
Selection not valid
0b0110
1
Selection not valid
0b0111
2
Selection not valid
As a overview guide,
Table 20 indicates the minimum required LVDS_CNV_CLK_CNT
settings for various conversion rates.
The maximum tMSB of 22.4ns, that is with the gain error correction
enabled (see the Gain Error Correction section), is used for all
calculations in
Table 20.
On power-up, the value of the gain error correction is 0x200,
disabling the correction and allowing for a lower latency result. In
this case, tMSB is 18 ns and a latency of 78.13 ns can be achieved.
To aid alignment of this valid result data position with the digital host
of the user, the ADC Data Interface Configuration A register (see
the ADC Data Interface Configuration A Register section, Address
0x15) contains access to the interface check feature enabled by
setting the INTF_CHK_EN bit. When this bit is set, the ADC results
are no longer output on the interface, and the output is replaced
with a fixed pattern 20b1010 1100 0101 1101 0110 (0xA C5D6).
This feature allows the user to align and test the data interface to
their digital host. When the INTF_CHK_EN bit is unset, the normal
conversion results are output to the LVDS interface immediately.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com