SPSB081 datasheet(87/137 Pages) STMICROELECTRONICS

87 / 137 page

Bit Name

Description

Failsafe

The FS bit indicates that the device was forced into a safe state due to the following failure conditions

SR1 (0x31)

•

WDFAIL

•

V1UV (when UV is more than 2ms)

•

TSD2

•

FORCED SLEEP TSD/V1SC

SR2(0x32)

•

FORCED SLEEP V1OV

SR6 (0x36)

•

SGNDLOSS

All control Registers are set to default

Control registers are blocked for WRITE access except the following bits

CR1 (0x01)

•

TRIG

•

CAN_ACT

CR2 (0x02)

•

Timer settings (bits 8…13 and bits 16…21)

CR5 (0x05)

•

OUT1_x (bits 0…2)

•

OUT2_x (bits 4…6)

•

OUT3_x (bits 8…10)

•

OUT4_x (bits 12…14)

•

CR9 (0x09) to CR11 (0x0B) PWM frequency and duty cycles

Config register (0x3F)

•

V2_0

•

V2_1

0 = Fail-safe inactive (default)

1 = Fail-safe active

FS is cleared upon exit from fail-safe mode (refer to Section 3.7 Fail safe mode)

1. Individual failure flags may be masked in the CR1 (0x26).

2. Bit may be masked in the configuration register (0x3F), that is, the bit will not be included in the global status bit (GSB).

3. Open load status flags may be masked in the Configuration register (0x3F), that is the open load flag will be included in the

FE flag, but will not set the GSB. TW failure status flags may be masked in the Configuration register (0x3F), that is the TW

flag will be included in the GW flag, but will not set the GSB.

SPSB081

Global status byte (GSB)

DS14048 - Rev 3

page 87/137

SPSB081 bảng dữ liệu(PDF) 87 Page - STMicroelectronics

SPSB081 bảng dữ liệu(HTML) 87 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL