MB85RS64T datasheet(2/31 Pages) RAMXEED

2 / 31 page

MB85RS64T

DS501-00058-2v0-E



PIN ASSIGNMENT



PIN FUNCTIONAL DESCRIPTIONS

Pin No.

Name

Functional description

Chip Select pin

This is an input pin to make chip select. When CS is the “H” level, device is in deselect

(standby) status and SO becomes High-Z. Inputs from other pins are ignored at this time.

When CS is the “L” level, device is in select (active) status. CS has to be the “L” level

before inputting op-code.

Write Protect pin

This is a pin to control writing to a status register. The writing of status register (see “

STATUS REGISTER”) is protected in related with WP and WPEN. See “WRITING

PROTECT” for detail.

HOLD

Hold pin

This pin is used to interrupt serial input/output without making chip deselect. When

HOLD is the “L” level, hold operation is activated, SO becomes High-Z, and SCK and SI

become don’t care. See “HOLD OPERATION” for detail.

SCK

Serial Clock pin

This is a clock input pin to input/output serial data. SI is loaded synchronously to a rising

edge, SO is output synchronously to a falling edge.

Serial Data Input pin

This is an input pin of serial data. This inputs op-code, address, and writing data.

Serial Data Output pin

This is an output pin of serial data. Reading data of FeRAM memory cell array and status

VDD

Supply Voltage pin

VSS

Ground pin

DIE PAD



It is allowed for the DIE PAD on the bottom of the SON8 package to be floating (no con-

nection to anything) or to be connected to VSS.

VSS

VDD

SCK

HOLD

(TOP VIEW)

(FPT-8P-M02)

MB85RS64T bảng dữ liệu(PDF) 2 Page - RAMXEED LIMITED

MB85RS64T bảng dữ liệu(HTML) 2 Page - RAMXEED LIMITED

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

bảng dữ liệu tải về

Link URL