LP8754 datasheet(4/52 Pages) TI2

4 / 52 page

LP8754

SNVS861A – FEBRUARY 2014 – REVISED AUGUST 2014

www.ti.com

Pin Functions (continued)

TYPE

DESCRIPTION

NUMBER

NAME

Remote sensing (negative). Connect to the respective sense pin of the processor or to the

FBB0

−/B1

negative power supply trace of the processor as close as possible to the processor.

Remote sensing (positive). Connect to the respective sense pin of the processor or to the

FBB0+/B0

positive power supply trace of the processor as close as possible to the processor.

GNDA

Ground

Serial Interface data input and output for Dynamic Voltage Scaling (DVS). Connect a pull-up

SDASR

D/I/O

resistor / connect to GND if not used.

Serial Interface clock input for Dynamic Voltage Scaling (DVS). Connect a pull-up resistor /

SCLSR

D/I

connect to GND if not used.

E3, F3, G3

GNDB4/B5

Power Ground for Buck 4 and Buck 5

Voltage reference input for Dynamic Voltage Scaling (DVS) interface. Setting NRST input HIGH

NRST

triggers start-up sequence.

Input for Buck 3 and Buck 4.The separate power pins VINBXX are not connected together

E5, F5, G5

VINB3/B4

internally - VINBXX pins must be connected together in the application and be locally bypassed.

INT

D/O

Open-drain interrupt output. Active LOW. Connect a pull-up resistor to I/O supply.

This pin shall be tied to the system I/O-voltage. Bias supply voltage for the device. Enables the

I/O interface: All registers are accessible via serial bus interface when this pin is pulled high. An

VIOSYS

internal power-on reset (POR) occurs when VIOSYS is toggled low/high. The I2C host should

allow at least 500 µs before sending data to the LP8754 after the rising edge of the VIOSYS line.

VDDA5V

Input for Analog blocks

F2, G2

SWB5

Buck 5 switch node

F4, G4

SWB4

Buck 4 switch node

F6, G6

SWB3

Buck 3 switch node

F7, G7

GNDB3

Power Ground for Buck 3

Input for Buck 5. The separate power pins VINBXX are not connected together internally -

VINB5

VINBXX pins must be connected together in the application and be locally bypassed.

A: Analog Pin, D: Digital Pin, G: Ground Pin, P: Power Pin, I: Input Pin, O: Output Pin

Submit Documentation Feedback

Product Folder Links: LP8754

LP8754 bảng dữ liệu(PDF) 4 Page - Texas Instruments

LP8754 bảng dữ liệu(HTML) 4 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

bảng dữ liệu tải về

Link URL