công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

LP8754 bảng dữ liệu(PDF) 33 Page - Texas Instruments

tên linh kiện LP8754
Giải thích chi tiết về linh kiện  LP8754 Multi-Phase Six-Core Step-Down Converter
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI2 [Texas Instruments]
Trang chủ  https://www.ti.com
Logo TI2 - Texas Instruments

LP8754 bảng dữ liệu(HTML) 33 Page - Texas Instruments

Back Button LP8754 Datasheet HTML 29Page - Texas Instruments LP8754 Datasheet HTML 30Page - Texas Instruments LP8754 Datasheet HTML 31Page - Texas Instruments LP8754 Datasheet HTML 32Page - Texas Instruments LP8754 Datasheet HTML 33Page - Texas Instruments LP8754 Datasheet HTML 34Page - Texas Instruments LP8754 Datasheet HTML 35Page - Texas Instruments LP8754 Datasheet HTML 36Page - Texas Instruments LP8754 Datasheet HTML 37Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 52 page
background image
LP8754
www.ti.com
SNVS861A – FEBRUARY 2014 – REVISED AUGUST 2014
D7
D6
D5
D4
D3
D2
D1
D0
Reserved
EN_SS
Reserved
DIS_DIF_B0
Reserved
SLP_POL
LP_EN
Bits
Field
Type
Default
Description
7:6
Reserved
R/W
00
5
EN_SS
R/W
0
Spread Spectrum
1 = Spread Spectrum enabled
0 = Spread Spectrum disabled
4
Reserved
R/W
0
3
DIS_DIF_B0
R/W
0
Disable Differential-to-single-ended amplifier
1 = Differential amplifier disabled
0 = Differential amplifier enabled
2
Reserved
R/W
0
1
SLP_POL
R/W
0
Sets the polarity of the NSLP pin
1 = NSLP is active high
0 = NSLP is active low
0
LP_EN
R/W
1
1 = allows Low-Power PFM mode. In order to reduce power consumption under low
load conditions, the unit will automatically switch off unused internal blocks.
0 = Low-Power mode not allowed
7.6.14 RESET
Address: 0x11
D7
D6
D5
D4
D3
D2
D1
D0
Reserved
SW_RESET
Bits
Field
Type
Default
Description
7:1
Reserved
R/W
000 0000
0
SW_RESET
R/W
0
Writing this bit with '1' and '0', in this order, will reset the registers to the default values.
If NRST is still kept HIGH, the converter output(s) will be regulated to the programmed
register values. If a full POR reset is required VVIOSYS must be pulled low. The fault
flags are persistent over SW-reset.
7.6.15 DELAY_BUCK0
Address: 0x12
D7
D6
D5
D4
D3
D2
D1
D0
DELAY_B0
Bits
Field
Type
Default
Description
7:0
DELAY_B0
R/W
0000 0000 Master delay
Sets the delay time from when NRST is asserted to when the VOUT rail is enabled.
Sets the delay time from when NRST is de-asserted to when the VOUT rail is disabled.
DELAY = DELAY_B0 * 100 µs
If DELAY_B0 = FFh, supply is never enabled. (1)
(1)
If this register is set to FFh when the converter is already started, it will cause an immediate power down of the converter.
7.6.16 CHIP_ID
Address: 0x18
D7
D6
D5
D4
D3
D2
D1
D0
DEVICE
OTP_REV
DIE_REV
Copyright © 2014, Texas Instruments Incorporated
Submit Documentation Feedback
33
Product Folder Links: LP8754



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com