MPC8358E datasheet(35/112 Pages) FREESCALE

35 / 112 page

MPC8360E/MPC8358E PowerQUICC™ II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 2

Freescale Semiconductor

UCC Ethernet Controller: Three-Speed Ethernet, MII Management

Figure 17 shows the TBI transmit AC timing diagram.

Figure 17. TBI Transmit AC Timing Diagram

8.2.4.2

TBI Receive AC Timing Specifications

Table 34 provides the TBI receive AC timing specifications.

Table 34. TBI Receive AC Timing Specifications

At recommended operating conditions with LVDD / OVDD of 3.3 V ± 10%.

Parameter/Condition

Symbol1

Min

Typ

Max

Unit

Notes

PMA_RX_CLK clock period

tTRX

16.0

PMA_RX_CLK skew

tSKTRX

7.5

—

8.5

RX_CLK duty cycle

tTRXH/tTRX

—

RCG[9:0] setup time to rising PMA_RX_CLK

tTRDVKH

2.5

—

RCG[9:0] hold time to rising PMA_RX_CLK

tTRDXKH

1.0

—

RX_CLK clock rise time, VIL(min) to VIH(max)

tTRXR

0.7

—

2.4

RX_CLK clock fall time, VIH(max) to VIL(min)

tTRXF

0.7

—

2.4

Notes:

1. The symbols used for timing specifications herein follow the pattern of t(first two letters of functional block)(signal)(state)

(reference)(state) for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tTRDVKH

symbolizes TBI receive timing (TR) with respect to the time data input signals (D) reach the valid state (V) relative to the

tTRX clock reference (K) going to the high (H) state or setup time. Also, tTRDXKH symbolizes TBI receive timing (TR) with

respect to the time data input signals (D) went invalid (X) relative to the tTRX clock reference (K) going to the high (H) state.

Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a

particular functional. For example, the subscript of tTRX represents the TBI (T) receive (RX) clock. For rise and fall times,

the latter convention is used with the appropriate letter: R (rise) or F (fall). For symbols representing skews, the subscript

is skew (SK) followed by the clock that is being skewed (TRX).

2. Setup and hold time of even numbered RCG are measured from riding edge of PMA_RX_CLK1. Setup and hold time of

odd numbered RCG are measured from riding edge of PMA_RX_CLK0.

GTX_CLK

TXD[7:0]

tTTX

tTTXH

tTTXR

tTTXF

tTTKHDX

TX_EN

TX_ER

MPC8358E bảng dữ liệu(PDF) 35 Page - Freescale Semiconductor, Inc

MPC8358E bảng dữ liệu(HTML) 35 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL