ADP1763WACPZ-R7 datasheet(12/22 Pages) AD

12 / 22 page

Data Sheet

ADP1763

THEORY OF OPERATION

analog.com

Rev. E | 12 of 22

The ADP1763 is an LDO, low noise linear regulator that uses

an advanced proprietary architecture to achieve high efficiency

regulation. It also provides high PSRR and excellent line and load

transient response using a small 10 μF ceramic output capacitor.

The device operates from a 1.10 V to 1.98 V input rail to provide

up to 3 A of output current. Supply current in shutdown mode is

typically 2 µA.

Figure 23. Functional Block Diagram, Fixed Output

Figure 24. Functional Block Diagram, Adjustable Output

Internally, the ADP1763 consists of a reference, an error amplifier,

and a pass device. The output current is delivered via the pass

device, which is controlled by the error amplifier, forming a nega-

tive feedback system that ideally drives the feedback voltage to

equal the reference voltage. If the feedback voltage is lower than

the reference voltage, the negative feedback drives more current,

increasing the output voltage. If the feedback voltage is higher than

the reference voltage, the negative feedback drives less current,

decreasing the output voltage.

The ADP1763 is available in output voltages ranging from 0.9 V to

1.5 V for a fixed output. Contact a local Analog Devices, Inc., sales

representative for other fixed voltage options. The adjustable output

option can be set from 0.5 V to 1.5 V.

The ADP1763 uses the EN pin to enable and disable the VOUT pin

under normal operating conditions. When EN is high, VOUT turns

on. When EN is low, VOUT turns off. For automatic startup, tie EN

to VIN.

SOFT START FUNCTION

For applications that require a controlled startup, the ADP1763

provides a programmable soft start function. The programmable

soft start is useful for reducing inrush current upon startup and

for providing voltage sequencing. To implement soft start, connect

a small ceramic capacitor from SS to GND. At startup, a 10 µA

current source charges this capacitor. The voltage at SS limits the

ADP1763 start-up output voltage, providing a smooth ramp-up to

the nominal output voltage. To calculate the start-up time for the

fixed output and adjustable output, use the following equations:

tSTART−UP_FIXED=tDELAY+VREF× CSS/ISS (1)

tSTART−UP_ADJ=tDELAY+VADJ× CSS/ISS (2)

where:

tDELAY is a fixed delay of 100 µs.

VREF is a 0.5 V internal reference for the fixed output model option.

CSS is the soft start capacitance from SS to GND.

ISS is the current sourced from SS (10 µA).

VADJ is the voltage at the VADJ pin equal to RADJ × IADJ.

Figure 25. Fixed VOUT Ramp-Up with External Soft Start Capacitor (VOUT, EN)

vs. Time

ADP1763WACPZ-R7 bảng dữ liệu(PDF) 12 Page - Analog Devices

ADP1763WACPZ-R7 bảng dữ liệu(HTML) 12 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22

bảng dữ liệu tải về

Link URL