| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
TMP86FS23UG bảng dữ liệu(PDF) 96 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMP86FS23UG bảng dữ liệu(HTML) 96 Page - Toshiba Semiconductor |
|
96 / 252 page ![]() Page 84 8. 18-Bit Timer/Counter (TC1) 8.3 Function TMP86FS23UG Figure 8-2 Timing chart for timer mode 8.3.2 Event Counter mode It is a mode to count up at the falling edge of the ECIN pin input. When using this mode, set TC1CR1<TC1CK> to the external clock and then set TC1CR2<SEG> to “0” (Both edges can not be used). The countents of TREG1A are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. Counting up resumes for ECIN pin input edge each after the counter is cleared. The maximum applied frequency is fc/24 [Hz] in NORMAL 1/2 or IDLE 1/2 mode and fs/24[Hz] in SLOW or SLEEP mode . Two or more machine cycles are required for both the “H” and “L” levels of the pulse width. Figure 8-3 Event counter mode timing chart 1 0 2 3 4 n 0 1 n-1 2 3 4 5 6 n TREG1A Internal clock Up counter Command Start Match detect Counter clear INTTC1 interrupt 1 0 2 2 n-1 n 0 1 n TREG1A ECIN pin input Up counter Start Match Detect Counter clear INTTC1 interrupt |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |