TMP86FS23UG datasheet(93/252 Pages) TOSHIBA

93 / 252 page

Page 81

TMP86FS23UG

Note 1: fc; High-frequency clock [Hz] fs; Low-frequency clock [Hz] * ; Don’t care

Note 2: Writing to the low-byte of the timer register 1A (TREG1AL, TREG1AM), the compare function is inhibited until the high-

byte (TREG1AH) is written.

Note 3: Set the mode and source clock, and edge (selection) when the TC1 stops (TC1S=00).

Note 4: “fc” can be selected as the source clock only in the timer mode during SLOW mode and in the pulse width measurement

mode during NORMAL 1/2 or IDLE 1/2 mode.

Note 5: When a read instruction is executed to the timer register (TREG1A), the counter immediate value, not the register set

value, is read out. Therefore it is impossible to read out the written value of TREG1A. To read the counter value, the read

instruction should be executed when the counter stops to avoid reading unstable value.

Note 6: Set the timer register (TREG1A) to

≥1.

Note 7: When using the timer mode and pulse width measurement mode, set TC1CK (TC1 source clock select) to internal clock.

Note 8: When using the event counter mode, set TC1CK (TC1 source clock select) to external clock.

Note 9: Because the read value is different from the written value, do not use read-modify-write instructions to TREG1A.

Note 10:fc/27, fc/23can not be used as source clock in SLOW/SLEEP mode.

Note 11:The read data of bits 7 to 2 in TREG1AH are always “0”. (Data “1” can not be written.)

Timer/counter 1 control register 1

6543

210

TC1CR1

(0014H)

TC1C

TC1S

TC1CK

TC1M

(Initial value: 1000 1000)

TC1C

Counter/overfow flag

controll

Clear Counter/overflow flag ( “1” is automatically set after clearing.)

Not clear Counter/overflow flag

R/W

TC1S

TC1 start control

00:

10:

*1:

Stop and counter clear and overflow flag clear

Start

Reserved

R/W

TC1CK

TC1 source clock select

NORMAL1/2,IDLE1/2 modes

SLOW1/2

mode

SLEEP1/2

mode

R/W

DV7CK="0"

DV7CK="1"

000:

001:

010:

011:

100:

101:

110:

fc/223

fc/213

fc/211

fc/27

fc/23

fs/215

fs/25

fs/23

fc/27

fc/23

fs/215

fs/25

fs/23

fs/215

fs/25

fs/23

111:

External clock (ECIN pin input)

TC1M

TC1 mode select

00:

01:

10:

11:

Timer/Event counter mode

Reserved

Pulse width measurement mode

Frequency measurement mode

R/W

TMP86FS23UG bảng dữ liệu(PDF) 93 Page - Toshiba Semiconductor

TMP86FS23UG bảng dữ liệu(HTML) 93 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL