| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
TMP88CS43FG bảng dữ liệu(PDF) 80 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMP88CS43FG bảng dữ liệu(HTML) 80 Page - Toshiba Semiconductor |
|
80 / 218 page ![]() Page 70 8. 16-Bit TimerCounter 1 (TC1) 8.3 Function TMP88CS43FG 8.3 Function TimerCounter 1 has six types of operating modes: timer, external trigger timer, event counter, window, pulse width measurement, programmable pulse generator output modes. 8.3.1 Timer mode In the timer mode, the up-counter counts up using the internal clock. When a match between the up-counter and the timer register 1A (TC1DRA) value is detected, an INTTC1 interrupt is generated and the up-counter is cleared. After being cleared, the up-counter restarts counting. Setting TC1CR<ACAP1> to “1” captures the up- counter value into the timer register 1B (TC1DRB) with the auto-capture function. Use the auto-capture function in the operative condition of TC1. A captured value may not be fixed if it's read after the execution of the timer stop or auto-capture disable. Read the capture value in a capture enabled condition. Since the up- counter value is captured into TC1DRB by the source clock of up-counter after setting TC1CR<ACAP1> to "1". Therefore, to read the captured value, wait at least one cycle of the internal source clock before reading TC1DRB for the first time. Table 8-1 Source Clock for TimerCounter 1 (Example: fc = 20 MHz) TC1CK NORMAL, IDLE Mode DV1CK = 0 DV1CK = 1 Resolution [ µs] Maximum Time Setting [s] Resolution [ µs] Maximum Time Setting [s] 00 102.4 6.7108 204.8 13.4216 01 6.4 0.4194 12.8 0.8388 10 0.5 26.214 m 0.8 52.428 m Example 1 :Setting the timer mode with source clock fc/211 [Hz] and generating an interrupt 1 second later (fc = 20 MHz, CGCR<DV1CK> = “0”) LDW (TC1DRA), 2625H ; Sets the timer register (1 s ÷ 211/fc = 2625H) DI ; IMF = “0” SET (EIRD). 2 ; Enables INTTC1 EI ; IMF = “1” LD (TC1CR), 00000000B ; Selects the source clock and mode LD (TC1CR), 00010000B ; Starts TC1 Example 2 :Auto-capture LD (TC1CR), 01010000B ; ACAP1 ← 1 : : ; Wait at least one cycle of the internal source clock LD WA, (TC1DRB) ; Reads the capture value |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |