DSP56321 datasheet(36/84 Pages) FREESCALE

36 / 84 page

DSP56321 Technical Data, Rev. 11

2-16

Freescale Semiconductor

Specifications

Notes:

See the Programmer’s Model section in the chapter on the HI08 in the

DSP56321 Reference Manual.

In the timing diagrams below, the controls pins are drawn as active low. The pin polarity is programmable.

This timing is applicable only if two consecutive reads from one of these registers are executed.

The data strobe is Host Read (HRD) or Host Write (HWR) in the Dual Data Strobe mode and Host Data Strobe (HDS) in the

Single Data Strobe mode.

The read data strobe is HRD in the Dual Data Strobe mode and HDS in the Single Data Strobe mode.

The write data strobe is HWR in the Dual Data Strobe mode and HDS in the Single Data Strobe mode.

The host request is HREQ in the Single Host Request mode and HRRQ and HTRQ in the Double Host Request mode.

The “Last Data Register” is the register at address $7, which is the last location to be read or written in data transfers. This is

RXL/TXL in the Big Endian mode (HLEND = 0; HLEND is the Interface Control Register bit 7—ICR[7]), or RXH/TXH in the

Little Endian mode (HLEND = 1).

In this calculation, the host request signal is pulled up by a 4.7 k

Ω resistor in the Open-drain mode.

10. VCCQH = 3.3 V ± 0.3 V, VCCQL = 1.6 V ± 0.1 V; TJ = –40°C to +100 °C, CL = 50 pF

11. This timing is applicable only if a read from the “Last Data Register” is followed by a read from the RXL, RXM, or RXH registers

without first polling RXDF or HREQ bits, or waiting for the assertion of the HREQ signal.

12. After the external host writes a new value to the ICR, the HI08 will be ready for operation after three DSP clock cycles (3

× Tc).

Figure 2-13.

Host Interrupt Vector Register (IVR) Read Timing Diagram

Table 2-10.

Host Interface Timings1,2,12 (Continued)

No.

Characteristic10

Expression

200 MHz

220 MHz

240 MHz

275 MHz

Uni

Min

Max

Min

Max

Min

Max

Min

Max

HACK

H[0–7]

HREQ

329

317

318

328

326

327

DSP56321 bảng dữ liệu(PDF) 36 Page - Freescale Semiconductor, Inc

DSP56321 bảng dữ liệu(HTML) 36 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

bảng dữ liệu tải về

Link URL