UPSD3422 datasheet(281/293 Pages) STMICROELECTRONICS

281 / 293 page

uPSD34xx

DC and AC parameters

281/293

Note:

For non-PLD Programming, Erase or in ISC By-pass Mode.

For Program or Erase PLD only.

Table 181.

ISC timing (3V PSD module)

Note:

For non-PLD Programming, Erase or in ISC By-pass Mode.

For Program or Erase PLD only.

Figure 109. MCU module AC measurement I/O waveform

Note:

AC inputs during testing are driven at VCC–0.5V for a logic '1,' and 0.45V for a logic '0.'

Note:

Timing measurements are made at VIH(min) for a logic '1,' and VIL(max) for a logic '0'

tISCPCO ISC Port Clock to Output

tISCPZV ISC Port High-Impedance to Valid Output

tISCPVZ ISC Port Valid Output to High-Impedance

Symbol

Parameter

Conditions

Min

Max

Unit

Symbol

Parameter

Conditions

Min

Max

Unit

tISCCF

Clock (TCK, PC1) Frequency (except for

PLD)

(Note 1)

MHz

tISCCH

Clock (TCK, PC1) High Time (except for

PLD)

(Note 1)

tISCCL

Clock (TCK, PC1) Low Time (except for

PLD)

(Note 1)

tISCCFP Clock (TCK, PC1) Frequency (PLD only)

(Note 2)

MHz

tISCCHP Clock (TCK, PC1) High Time (PLD only)

(Note 2)

tISCCLP Clock (TCK, PC1) Low Time (PLD only)

(Note 2)

tISCPSU ISC Port Set Up Time

tISCPH

ISC Port Hold Up Time

tISCPCO ISC Port Clock to Output

tISCPZV ISC Port High-Impedance to Valid Output

tISCPVZ ISC Port Valid Output to High-Impedance

AI06650

VCC – 0.5V

0.45V

Test Points

0.2 VCC – 0.1V

0.2 VCC + 0.9V

UPSD3422 bảng dữ liệu(PDF) 281 Page - STMicroelectronics

UPSD3422 bảng dữ liệu(HTML) 281 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL