UPSD3422 datasheet(56/293 Pages) STMICROELECTRONICS

56 / 293 page

Interrupt system

uPSD34xx

56/293

13.1.8

PCA interrupt

The PCA has eight interrupt sources, which are logically ORed together when interrupting

the MCU.The ISR must read the flag bits to determine the cause of the interrupt.

●

Each of the six TCMs can generate a "match or capture" interrupt on flag bits OFV5..0

respectively.

●

Each of the two 16-bit counters can generate an overflow interrupt on flag bits INTF1

and INTF0 respectively.

Tables 17 through Table 20 on page 58 have detailed bit definitions of the interrupt system

SFRs.

13.1.9

USB Interrupt

The USB interrupt has multiple sources. The ISR must read the USB Interrupt Flag

Registers (UIF0-3) to determine the source of the interrupt.

The USB interrupt can be activated by any of the following four group of interrupt sources:

●

Global: the interrupt flag is set when any of the following events occurs: USB Reset,

USB Suspend, USB Resume, and End of Packet;

●

In FIFO: the interrupt flag is set when any of the End Point In FIFO becomes empty;

●

Out FIFO: the interrupt flag is set when any of the End Point Out FIFO becomes full;

and

●

In FIFO NAK: the interrupt flag is set when any of the End Point In FIFO is not ready for

an IN (in-bound) packet.

Table 17.

IE: interrupt enable register (SFR A8h, reset value 00h)

Note:

1 = Enable Interrupt, 0 = Disable Interrupt

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

–

ET2

ES0

ET1

EX1

ET0

EX0

Bit

Symbol

R/W

Function

7EA

R,W

Global disable bit. 0 = All interrupts are disabled. 1 = Each

interrupt source can be individually enabled or disabled by

setting or clearing its enable bit.

6–

R,W

Do not modify this bit. It is used by the JTAG debugger for

instruction tracing. Always read the bit and write back the

same bit value when writing this SFR.

5(1)

ET2

R,W

Enable Timer 2 Interrupt

4(1)

ES0

R,W

Enable UART0 Interrupt

3(1)

ET1

R,W

Enable Timer 1 Interrupt

2(1)

EX1

R,W

Enable External Interrupt INT1

1(1)

ET0

R,W

Enable Timer 0 Interrupt

0(1)

EX0

R,W

Enable External Interrupt INT0

UPSD3422 bảng dữ liệu(PDF) 56 Page - STMicroelectronics

UPSD3422 bảng dữ liệu(HTML) 56 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL