công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

ADS1174IPAPR bảng dữ liệu(PDF) 22 Page - Texas Instruments

Click here to check the latest version.
tên linh kiện ADS1174IPAPR
Giải thích chi tiết về linh kiện  Quad/Octal, Simultaneous Sampling, 16-Bit Analog-to-Digital Converters
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI - Texas Instruments

ADS1174IPAPR bảng dữ liệu(HTML) 22 Page - Texas Instruments

Back Button ADS1174IPAPR Datasheet HTML 18Page - Texas Instruments ADS1174IPAPR Datasheet HTML 19Page - Texas Instruments ADS1174IPAPR Datasheet HTML 20Page - Texas Instruments ADS1174IPAPR Datasheet HTML 21Page - Texas Instruments ADS1174IPAPR Datasheet HTML 22Page - Texas Instruments ADS1174IPAPR Datasheet HTML 23Page - Texas Instruments ADS1174IPAPR Datasheet HTML 24Page - Texas Instruments ADS1174IPAPR Datasheet HTML 25Page - Texas Instruments ADS1174IPAPR Datasheet HTML 26Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 35 page
background image
www.ti.com
DAISY-CHAINING
SYNC
CLK
SYNC
DIN
DOUT1
SCLK
SCLK
ADS1178
SYNC
DIN
CLK
CLK
DOUT1
DRDY
SerialDatafromDevices1and2
DRDY OutputfromDevice1
SCLK
ADS1178
DIN2
U2
U1
CH1,U1
DOUT1
CH2,U1
CH3,U1
CH4,U1
CH5,U1
CH1,U2
CH2,U2
DIN2
SCLK
DRDY
(SPI)
FSYNC
(Frame-Sync)
1
2
17
33
18
34
49
50
65
66
129
130
145
146
257
258
ADS1174
ADS1178
SBAS373 – OCTOBER 2007
The maximum number of channels that may be
daisy-chained in this way is limited by the frequency
Multiple ADS1174/78s can be daisy-chained together
of fSCLK, the mode selection, and the CLKDIV input.
to simplify the serial interface connections. The
The frequency of fSCLK must be high enough to
DOUT1 data output pin of one ADS1174/78 is
completely shift the data out from all channels within
connected to the DIN of the next ADS1174/78. As
one fDATA period. Table 12 lists the maximum number
Figure 21 illustrates, the DOUT1 pin of device 1
of daisy-chained channels when fSCLK = fCLK.
provides the output data to a controller, and the DIN
of device 2 is grounded. Figure 22 describes the data
format when reading data back in a daisy-chain
configuration.
Figure 21. Daisy-Chaining of Two ADS1178s, SPI Protocol (FORMAT[2:0] = 011 or 100)
Figure 22. Daisy-Chain Data Format of Figure 21
Table 12. Maximum Channels in a Daisy-Chain (fSCLK = fCLK)
MODE SELECTION
CLKDIV
MAXIMUM NUMBER OF CHANNELS
1
32
High-Speed
0
16
1
160
Low-Power
0
32
22
Submit Documentation Feedback
Copyright © 2007, Texas Instruments Incorporated
Product Folder Link(s): ADS1174 ADS1178



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com