PM6680 datasheet(43/49 Pages) STMICROELECTRONICS

43 / 49 page

PM6680

Device description

43/49

Equation 39

(Let's assume the maximum temperature Tmax = 75°C in RDSon calculation)

OUT2:

Equation 40

Equation 41

(Let's assume Tmax = 75°C in RDSon calculation)

Input capacitor

Maximum input capacitor RMS current is about 2.8A. Then ICinRMS > 2.8A.

We put three 10uF ceramic capacitors with Irms = 1.5A.

Synchronous rectifier

OUT1: Shottky diode STPS1L30M

OUT2: Shottky diode STPS1L30M

Integrator loop

(Refer to Figure 37)

OUT1: The ripple is smaller than 40mV, then the virtual ESR network is required.

CINT = 1nF; Cfilt = 47pF; RINT =1kΩ

C = 5.6nF; R= 36k

Ω; R1 = 3kΩ

OUT2: The ripple is smaller than 40mV, then the virtual ESR network is required.

CINT = 1nF; Cfilt = 110pF; RINT = 1kΩ

C = 5.6nF; R = 22k

Ω; R1 = 3.3kΩ

Output feedback divider

(Refer to Figure 30 on page 24)

OUT1: R1 = 10k

Ω; R2 = 6.8kΩ

OUT2: R1 = 11k

Ω; R2 = 1.8kΩ

Layout guidelines

The layout is very important in terms of efficiency, stability and noise of the system. It is

possible to refer to the PM6680 demoboard for a complete layout example.

For good PC board layout follows these guidelines:

●

Place on the top side all the power components (inductors, input and output capacitors,

MOSFETs and diodes). Refer them to a power ground plan, PGND. If possible, reserve

a layer to PGND plan. The PGND plan is the same for both the switching sections.

●

AC current paths layout is very critical (see Figure 41 on page 44). The first priority is to

minimize their length. Trace the LS MOSFET connection to PGND plan as short as

Ω

≈

Ω

⋅

≡

670

100

RCSENSE

(min)

(max)

(min)

LOAD

Lvalley

∆

−

Ω

≈

Ω

⋅

≡

680

100

RCSENSE

PM6680 bảng dữ liệu(PDF) 43 Page - STMicroelectronics

PM6680 bảng dữ liệu(HTML) 43 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

bảng dữ liệu tải về

Link URL