MPC8280 datasheet(250/1386 Pages) FREESCALE

250 / 1386 page

External Signals

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

6-8

Freescale Semiconductor

BCTL0

Buffer control 0—Output whose function is controlling buffers on the 60x data bus. Usually used

with BCTL1 that is multiplexed on CS10. The exact function of this pin is defined by the value of

SIUMCR[BCTLC]. See Section 4.3.2.6, “SIU Module Configuration Register (SIUMCR),” for

details.

PWE[0–7]

PSDDQM[0–7]

PBS[0–7]

60x bus write enable—Outputs of the 60x bus GPCM. These pins select byte lanes for write

operations.

60x bus SDRAM DQM—The DQM pins are outputs of the SDRAM control machine. These pins

select specific byte lanes of SDRAM devices.

60x bus UPM byte select—The byte select pins are outputs of the UPM in the memory controller.

They are used to select specific byte lanes during memory operations. The timing of these pins

is programmed in the UPM. The actual driven value depends on the address and size of the

transaction and the port size of the accessed device.

PSDA10

PGPL0

60x bus SDRAM A10—(Output) from the 60x bus SDRAM controller. Part of the address when a

row address is driven and is part of the command when a column address is driven.

60x bus UPM general purpose line 0—One of six general purpose output lines from UPM. The

values and timing of this pin is programmed in the UPM.

PSDWE

PGPL1

60x bus SDRAM write enable—(Output) from the 60x bus SDRAM controller. Should be

connected to SDRAMs’ WE input.

60x bus UPM general purpose line 1—One of six general purpose output lines from UPM. The

values and timing of this pin is programmed in the UPM.

POE

PSDRAS

PGPL2

60x bus output enable—The output enable pin is an output of the 60x bus GPCM. Controls the

output buffer of memory devices during read operations.

60x bus SDRAM ras—Output from the 60x bus SDRAM controller. Should be connected to

SDRAMs’ RAS input.

60x bus UPM general purpose line 2—One of six general purpose output lines from UPM. The

values and timing of this pin is programmed in the UPM.

PSDCAS

PGPL3

60x bus SDRAM CAS—Output from the 60x bus SDRAM controller. Should be connected to

SDRAMs’ CAS input.

60x bus UPM general purpose line 3—One of six general purpose output lines from UPM. The

values and timing of this pin is programmed in the UPM.

PGTA

PUPMWAIT

PGPL4

PPBS

60x GPCM TA—This input pin is used for transaction termination during GPCM operation.

Requires external pull up resistor for proper operation.

60x bus UPM wait—This is an input to the UPM. An external device may hold this pin high to force

the UPM to wait until the device is ready for the continuation of the operation.

60x bus UPM general purpose line 4—One of six general purpose output lines from UPM. The

values and timing of this pin is programmed in the UPM.

60x bus parity byte select—In systems in which data parity is stored in a separate chip, this output

is used as the byte-select for that chip.

Table 6-1. External Signals (continued)

Signal

Description

MPC8280 bảng dữ liệu(PDF) 250 Page - Freescale Semiconductor, Inc

MPC8280 bảng dữ liệu(HTML) 250 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL